From WikiChip
Difference between revisions of "intel/atom/z500"
(→Documents) |
m (Bot: moving all {{mpu}} to {{chip}}) |
||
(3 intermediate revisions by the same user not shown) | |||
Line 1: | Line 1: | ||
{{intel title|Atom Z500}} | {{intel title|Atom Z500}} | ||
− | {{ | + | {{chip |
| name = Atom Z500 | | name = Atom Z500 | ||
| no image = | | no image = | ||
Line 10: | Line 10: | ||
| model number = Z500 | | model number = Z500 | ||
| part number = AC80586UC800DE | | part number = AC80586UC800DE | ||
− | | part number | + | | part number 2 = AC80566UC800DE |
| s-spec = SLB6Q | | s-spec = SLB6Q | ||
| s-spec 2 = | | s-spec 2 = | ||
Line 52: | Line 52: | ||
| max cpus = 1 | | max cpus = 1 | ||
− | + | ||
| power = | | power = | ||
| average power = 160 mW | | average power = 160 mW | ||
Line 116: | Line 116: | ||
|avx=No | |avx=No | ||
|avx2=No | |avx2=No | ||
− | + | ||
|abm=No | |abm=No | ||
|tbm=No | |tbm=No |
Latest revision as of 16:14, 13 December 2017
Edit Values | |||||||||
Atom Z500 | |||||||||
![]() | |||||||||
Silverthorne chip | |||||||||
General Info | |||||||||
Designer | Intel | ||||||||
Manufacturer | Intel | ||||||||
Model Number | Z500 | ||||||||
Part Number | AC80586UC800DE, AC80566UC800DE | ||||||||
S-Spec | SLB6Q QGZU (QS), QGXC (QS) | ||||||||
Market | Mobile | ||||||||
Introduction | April 2, 2008 (announced) April 2, 2008 (launched) | ||||||||
Release Price | $45 | ||||||||
Shop | Amazon | ||||||||
General Specs | |||||||||
Family | Atom | ||||||||
Series | Z500 | ||||||||
Locked | Yes | ||||||||
Frequency | 800 MHz | ||||||||
Bus type | FSB | ||||||||
Bus speed | 100 MHz | ||||||||
Bus rate | 400 MT/s | ||||||||
Clock multiplier | 8 | ||||||||
CPUID | 106C2 | ||||||||
Microarchitecture | |||||||||
ISA | x86-32 (x86) | ||||||||
Microarchitecture | Bonnell | ||||||||
Platform | Menlow | ||||||||
Chipset | Poulsbo | ||||||||
Core Name | Silverthorne | ||||||||
Core Family | 6 | ||||||||
Core Model | 28 | ||||||||
Core Stepping | C0 | ||||||||
Process | 45 nm | ||||||||
Transistors | 47,212,207 | ||||||||
Technology | CMOS | ||||||||
Die | 24.18 mm² 7.8 mm × 3.1 mm | ||||||||
Word Size | 32 bit | ||||||||
Cores | 1 | ||||||||
Threads | 2 | ||||||||
Multiprocessing | |||||||||
Max SMP | 1-Way (Uniprocessor) | ||||||||
Electrical | |||||||||
Power dissipation (average) | 160 mW | ||||||||
Power (idle) | 80 mW | ||||||||
Vcore | 0.80 V-1.1 V | ||||||||
SDP | 960 mW | ||||||||
TDP | 650 mW | ||||||||
Tjunction | 0 °C – 90 °C | ||||||||
Tcase | 0 °C – 70 °C | ||||||||
Tstorage | -40 °C – 85 °C | ||||||||
Packaging | |||||||||
|
Z500 is an ultra-low power 32-bit x86 microprocessor introduced by Intel in early 2008 specifically for Mobile Internet Devices (MID). The Z500, which is based on the Bonnell microarchitecture (Silverthorne core), is manufactured on a 45 nm process. This processor operates at 800 MHz with a TDP of just 650 mW and an average power of 160 mW. The MPU features a legacy 400 MT/s front-side bus capable of communicating with the Poulsbo chipset in both low-power CMOS mode as well as normal GTL mode (which also works with other chipsets).
Model price includes the chipset.
Contents
Cache[edit]
- Main article: Bonnell § Cache
![]() |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||
|
Memory controller[edit]
This processor has no integrated memory controller.
Graphics[edit]
This processor has no integrated graphics.
Features[edit]
[Edit/Modify Supported Features]
![]() |
Supported x86 Extensions & Processor Features
|
|||||||||||||||||||||||||||||
|
Die Shot[edit]
- See also: Bonnell § Silverthorne Die
- 45 nm process
- 9 metal layers
- 47,212,207 transistors
- 3.1 mm x 7.8 mm
- 24.18 mm² die size
Documents[edit]
Datasheet[edit]
- Intel Atom Processor Z5xx Series Datasheet, June 2010
- Intel Atom Processor Z5xx Series Datasheet Specification Update, July 2014
Other[edit]
- Atom Z5xx Product Brief, 2008
Facts about "Atom Z500 - Intel"
has feature | Hyper-Threading Technology + and Enhanced SpeedStep Technology + |
has intel enhanced speedstep technology | true + |
has simultaneous multithreading | true + |
l1$ size | 56 KiB (57,344 B, 0.0547 MiB) + |
l1d$ description | 6-way set associative + |
l1d$ size | 24 KiB (24,576 B, 0.0234 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 32 KiB (32,768 B, 0.0313 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) + |