m (Bot: moving all {{mpu}} to {{chip}}) |
|||
(6 intermediate revisions by 2 users not shown) | |||
Line 1: | Line 1: | ||
{{loongson title|Godson-2D}} | {{loongson title|Godson-2D}} | ||
− | {{ | + | {{chip |
| name = Godson-2D | | name = Godson-2D | ||
| image = | | image = | ||
Line 10: | Line 10: | ||
| model number = 2D | | model number = 2D | ||
| part number = | | part number = | ||
− | | part number | + | | part number 2 = |
| market = Desktop | | market = Desktop | ||
| first announced = November, 2004 | | first announced = November, 2004 | ||
Line 51: | Line 51: | ||
| max memory = | | max memory = | ||
− | + | ||
| power = 5 W | | power = 5 W | ||
| v core = | | v core = | ||
Line 90: | Line 90: | ||
| socket 0 type = | | socket 0 type = | ||
}} | }} | ||
− | '''Godson-2D''' is a {{arch|64}} [[MIPS]] performance processor developed by [[Institute of Computing Technology of the Chinese Academy of Sciences|ICT]] and later [[Loongson]] for desktop computers. Announced in late [[2004]], the Godson-2D operates at up to 700 MHz consuming 3-5W. This chip was manufactured on [[STMicroelectronics]]' [[0.13 µm process]]. | + | '''Godson-2D''' ('''龙芯2D''') is a {{arch|64}} [[MIPS]] performance processor developed by [[Institute of Computing Technology of the Chinese Academy of Sciences|ICT]] and later [[Loongson]] for desktop computers. Announced in late [[2004]], the Godson-2D operates at up to 700 MHz consuming 3-5W. This chip was manufactured on [[STMicroelectronics]]' [[0.13 µm process]]. This chip reached tapeout on September 12, 2004. |
− | The Godson-2D was initially announced on November of [[2004]] with plans to be launched in February of 2005. It was later postponed to April of 2005. During the 2006 International Innovation Conference, it was announced that the Godson-2D was complete and would begin shipping starting the summer of 2006. It's unknown if the chip was ever made it to market | + | The Godson-2D was initially announced on November of [[2004]] with plans to be launched in February of 2005. It was later postponed to April of 2005. During the 2006 International Innovation Conference, it was announced that the Godson-2D was complete and would begin shipping starting the summer of 2006. It's unknown if the chip was ever made it to market. But even if the chip did get released it was likely discontinued and superseded shortly after due to the release of the {{\\|2E}} which was architecturally very similar but operated at higher frequencies. |
+ | |||
+ | Loongson has claimed the Godson-2D has reached the performance level of 1.3-1.4 GHz {{intel|PIV}} based on their SPECint2000 scores. | ||
+ | == Cache == | ||
+ | {{main|loongson/microarchitectures/GS464#Memory_Hierarchy|l1=GS464 § Cache}} | ||
+ | {{cache size | ||
+ | |l1 cache=128 KiB | ||
+ | |l1i cache=64 KiB | ||
+ | |l1i break=1x64 KiB | ||
+ | |l1i desc=4-way set associative | ||
+ | |l1d cache=64 KiB | ||
+ | |l1d break=1x64 KiB | ||
+ | |l1d desc=4-way set associative | ||
+ | |l1d policy= | ||
+ | }} |
Latest revision as of 15:31, 13 December 2017
Edit Values | |
Godson-2D | |
General Info | |
Designer | Loongson |
Manufacturer | STMicroelectronics |
Model Number | 2D |
Market | Desktop |
Introduction | November, 2004 (announced) 2006 (launched) |
General Specs | |
Family | Godson 2 |
Series | Godson 2 |
Frequency | 700 MHz |
Microarchitecture | |
ISA | MIPS64 (MIPS) |
Microarchitecture | GS464 |
Core Name | GS464 |
Process | 130 nm |
Technology | CMOS |
Word Size | 64 bit |
Cores | 1 |
Threads | 1 |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
Power dissipation | 5 W |
Godson-2D (龙芯2D) is a 64-bit MIPS performance processor developed by ICT and later Loongson for desktop computers. Announced in late 2004, the Godson-2D operates at up to 700 MHz consuming 3-5W. This chip was manufactured on STMicroelectronics' 0.13 µm process. This chip reached tapeout on September 12, 2004.
The Godson-2D was initially announced on November of 2004 with plans to be launched in February of 2005. It was later postponed to April of 2005. During the 2006 International Innovation Conference, it was announced that the Godson-2D was complete and would begin shipping starting the summer of 2006. It's unknown if the chip was ever made it to market. But even if the chip did get released it was likely discontinued and superseded shortly after due to the release of the 2E which was architecturally very similar but operated at higher frequencies.
Loongson has claimed the Godson-2D has reached the performance level of 1.3-1.4 GHz PIV based on their SPECint2000 scores.
Cache[edit]
- Main article: GS464 § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||
|
base frequency | 700 MHz (0.7 GHz, 700,000 kHz) + |
core count | 1 + |
core name | GS464 + |
designer | Loongson + |
family | Godson 2 + |
first announced | November 2004 + |
first launched | 2006 + |
full page name | loongson/godson 2/2d + |
instance of | microprocessor + |
isa | MIPS64 + |
isa family | MIPS + |
l1$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l1d$ description | 4-way set associative + |
l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l1i$ description | 4-way set associative + |
l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
ldate | 2006 + |
manufacturer | STMicroelectronics + |
market segment | Desktop + |
max cpu count | 1 + |
microarchitecture | GS464 + |
model number | 2D + |
name | Godson-2D + |
power dissipation | 5 W (5,000 mW, 0.00671 hp, 0.005 kW) + |
process | 130 nm (0.13 μm, 1.3e-4 mm) + |
series | Godson 2 + |
smp max ways | 1 + |
technology | CMOS + |
thread count | 1 + |
word size | 64 bit (8 octets, 16 nibbles) + |