Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/microarchitectures/gen10"
| (8 intermediate revisions by 4 users not shown) | |||
| Line 5: | Line 5: | ||
| designer = Intel | | designer = Intel | ||
| manufacturer = Intel | | manufacturer = Intel | ||
| − | | introduction = | + | | introduction = 2018 |
| phase-out = | | phase-out = | ||
| process = 10 nm | | process = 10 nm | ||
| Line 15: | Line 15: | ||
| successor link = intel/microarchitectures/gen11 | | successor link = intel/microarchitectures/gen11 | ||
}} | }} | ||
| − | '''Gen10''' (''Generation 10'') is the [[microarchitecture]] for [[Intel]]'s [[graphics processing unit]] utilized by {{\\|Cannonlake}}-based microprocessors. Gen10 | + | '''Gen10''' (''Generation 10'') is the [[microarchitecture]] for [[Intel]]'s [[graphics processing unit]] utilized by {{\\|Cannonlake}}-based microprocessors. Gen10 is the successor to {{\\|Gen9.5}} used by {{\\|Kaby Lake}}. |
| + | |||
| + | The display portion of this architecture is also used by {{\\|Goldmont Plus}}, however, it still uses {{\\|Gen9.5}} for the execution units. | ||
| + | |||
| + | '''Due to Intel skipping over {{\\|Cannon Lake}}, Gen10 graphics have never been productized.''' | ||
| + | |||
| + | == Codenames == | ||
| + | [[File:iris graphics logo.svg|right|200px]] | ||
| + | Various models support different Graphics Tiers (GT) which provides different levels of performance. Some models also support an additional [[eDRAM]] side cache. | ||
| + | {| class="wikitable" | ||
| + | |- | ||
| + | ! Code Name !! Description | ||
| + | |- | ||
| + | | GT1 || Contains 1 slice with 24 execution units. | ||
| + | |- | ||
| + | | GT2 || Contains 1 slice with 40 execution units. | ||
| + | |- | ||
| + | | GT3 || Contains 2 slices with 48 execution units. | ||
| + | |- | ||
| + | | GT3e || Contains 2 slices with 48 execution units. Has an additional [[eDRAM]] side cache. | ||
| + | |- | ||
| + | | GT4e || Contains 3 slices with 72 execution units. Has an additional [[eDRAM]] side cache. | ||
| + | |} | ||
| + | |||
| + | == Architecture == | ||
| + | |||
| + | === Key changes from {{\\|Gen9.5}} === | ||
| + | * Display | ||
| + | ** HDMI 2.0 (from 1.4a) | ||
| + | *** 2160p (4K) @ 60 Hz (from 24 Hz) | ||
| + | * Execution Units | ||
| + | ** Double EU for graphics tier 1 (GT1) (24 Execution Units, 2x EUs) | ||
| + | ** Higher EU count for graphics tier 2 (GT2) (40 Execution Units, 1.7x EUs) | ||
| + | |||
| + | {{expand list}} | ||
| + | |||
| + | == Overview == | ||
| + | Gen10 graphics were originally intended to ship with {{\\|Cannon Lake}}-based chips, however, continuous issues and prolong delays with their [[10 nm process]] as forced Intel to skip over this design. No Gen10-based chips have ever been productized. | ||
| + | |||
| + | == See also == | ||
| + | * {{\\|Cannon Lake}} | ||
Latest revision as of 23:41, 30 January 2019
| Edit Values | |
| Gen10 µarch | |
| General Info | |
| Arch Type | GPU |
| Designer | Intel |
| Manufacturer | Intel |
| Introduction | 2018 |
| Process | 10 nm |
| Succession | |
Gen10 (Generation 10) is the microarchitecture for Intel's graphics processing unit utilized by Cannonlake-based microprocessors. Gen10 is the successor to Gen9.5 used by Kaby Lake.
The display portion of this architecture is also used by Goldmont Plus, however, it still uses Gen9.5 for the execution units.
Due to Intel skipping over Cannon Lake, Gen10 graphics have never been productized.
Codenames[edit]
Various models support different Graphics Tiers (GT) which provides different levels of performance. Some models also support an additional eDRAM side cache.
| Code Name | Description |
|---|---|
| GT1 | Contains 1 slice with 24 execution units. |
| GT2 | Contains 1 slice with 40 execution units. |
| GT3 | Contains 2 slices with 48 execution units. |
| GT3e | Contains 2 slices with 48 execution units. Has an additional eDRAM side cache. |
| GT4e | Contains 3 slices with 72 execution units. Has an additional eDRAM side cache. |
Architecture[edit]
Key changes from Gen9.5[edit]
- Display
- HDMI 2.0 (from 1.4a)
- 2160p (4K) @ 60 Hz (from 24 Hz)
- HDMI 2.0 (from 1.4a)
- Execution Units
- Double EU for graphics tier 1 (GT1) (24 Execution Units, 2x EUs)
- Higher EU count for graphics tier 2 (GT2) (40 Execution Units, 1.7x EUs)
This list is incomplete; you can help by expanding it.
Overview[edit]
Gen10 graphics were originally intended to ship with Cannon Lake-based chips, however, continuous issues and prolong delays with their 10 nm process as forced Intel to skip over this design. No Gen10-based chips have ever been productized.
See also[edit]
Facts about "Gen10 - Microarchitectures - Intel"
| codename | Gen10 LP + |
| designer | Intel + |
| first launched | 2017 + |
| full page name | intel/microarchitectures/gen10 + |
| instance of | microarchitecture + |
| manufacturer | Intel + |
| microarchitecture type | GPU + |
| name | Gen10 LP + |
| process | 10 nm (0.01 μm, 1.0e-5 mm) + |