From WikiChip
Difference between revisions of "chip multiprocessor/2"
(→Dual-core models) |
|||
(13 intermediate revisions by 3 users not shown) | |||
Line 1: | Line 1: | ||
− | {{title|Dual-Core | + | {{title|2 Cores (Dual-Core)}}{{multi-core processors info}} |
− | A '''dual-core''' [[microprocessor]] refers to | + | A '''dual-core''' [[microprocessor]] refers to a chip that incorporates two [[physical cores]] onto a single chip. The two cores may be integrated together onto a single [[die]] or simply [[multi-chip module|packaged together]] in a single package. Often times the chip may be part of an entire [[system on a chip]], integrating additional devices such as a [[GPU]], [[DSP]], and parts of the [[southbridge]]. |
+ | {{clear}} | ||
== Dual-core models == | == Dual-core models == | ||
<!-- NOTE: | <!-- NOTE: | ||
Line 10: | Line 11: | ||
Missing a chip? please dump its name here: http://en.wikichip.org/wiki/WikiChip:wanted_chips | Missing a chip? please dump its name here: http://en.wikichip.org/wiki/WikiChip:wanted_chips | ||
--> | --> | ||
− | <table class=" | + | {{comp table start}} |
− | <tr><th colspan=" | + | <table class="comptable sortable"> |
− | + | <tr class="comptable-header"><th> </th><th colspan="19">List of Dual-Core Processors (40 most recent)</th></tr> | |
− | + | {{comp table header 1|cols=Designer,ISA,Family,Process,µarch,Core,L3$,L2$,Launched,Frequency}} | |
+ | <tr class="comptable-header"><th> </th><th colspan="10">[[x86]] Processors</th></tr> | ||
{{#ask: [[instance of::microprocessor]] [[core count::2]] [[isa family::x86]] | {{#ask: [[instance of::microprocessor]] [[core count::2]] [[isa family::x86]] | ||
|?full page name | |?full page name | ||
Line 19: | Line 21: | ||
|?designer | |?designer | ||
|?isa | |?isa | ||
+ | |?microprocessor family | ||
+ | |?process | ||
|?microarchitecture | |?microarchitecture | ||
− | |||
|?core name | |?core name | ||
|?l3$ size | |?l3$ size | ||
− | |?l2$ size | + | |?l2$ size#KiB |
|?first launched | |?first launched | ||
|?base frequency#GHz | |?base frequency#GHz | ||
|format=template | |format=template | ||
|template=proc table 2 | |template=proc table 2 | ||
− | |userparam= | + | |userparam=12 |
|mainlabel=- | |mainlabel=- | ||
|sort=ldate | |sort=ldate | ||
Line 34: | Line 37: | ||
|limit=10 | |limit=10 | ||
|searchlabel= | |searchlabel= | ||
+ | |valuesep=, | ||
}} | }} | ||
− | + | <tr class="comptable-header"><th> </th><th colspan="10">[[ARM]] Processors</th></tr> | |
{{#ask: [[instance of::microprocessor]] [[core count::2]] [[isa family::ARM]] | {{#ask: [[instance of::microprocessor]] [[core count::2]] [[isa family::ARM]] | ||
|?full page name | |?full page name | ||
Line 41: | Line 45: | ||
|?designer | |?designer | ||
|?isa | |?isa | ||
+ | |?microprocessor family | ||
+ | |?process | ||
|?microarchitecture | |?microarchitecture | ||
− | |||
|?core name | |?core name | ||
|?l3$ size | |?l3$ size | ||
− | |?l2$ size | + | |?l2$ size#KiB |
|?first launched | |?first launched | ||
|?base frequency#GHz | |?base frequency#GHz | ||
|format=template | |format=template | ||
|template=proc table 2 | |template=proc table 2 | ||
− | |userparam= | + | |userparam=12 |
|mainlabel=- | |mainlabel=- | ||
|sort=ldate | |sort=ldate | ||
Line 56: | Line 61: | ||
|limit=10 | |limit=10 | ||
|searchlabel= | |searchlabel= | ||
+ | |valuesep=, | ||
}} | }} | ||
− | + | <tr class="comptable-header"><th> </th><th colspan="10">[[MIPS]] Processors</th></tr> | |
{{#ask: [[instance of::microprocessor]] [[core count::2]] [[isa family::MIPS]] | {{#ask: [[instance of::microprocessor]] [[core count::2]] [[isa family::MIPS]] | ||
|?full page name | |?full page name | ||
Line 63: | Line 69: | ||
|?designer | |?designer | ||
|?isa | |?isa | ||
+ | |?microprocessor family | ||
+ | |?process | ||
|?microarchitecture | |?microarchitecture | ||
− | |||
|?core name | |?core name | ||
|?l3$ size | |?l3$ size | ||
− | |?l2$ size | + | |?l2$ size#KiB |
|?first launched | |?first launched | ||
|?base frequency#GHz | |?base frequency#GHz | ||
|format=template | |format=template | ||
|template=proc table 2 | |template=proc table 2 | ||
− | |userparam= | + | |userparam=12 |
|mainlabel=- | |mainlabel=- | ||
|sort=ldate | |sort=ldate | ||
Line 78: | Line 85: | ||
|limit=10 | |limit=10 | ||
|searchlabel= | |searchlabel= | ||
+ | |valuesep=, | ||
}} | }} | ||
− | + | <tr class="comptable-header"><th> </th><th colspan="10">Other ISAs Processors</th></tr> | |
{{#ask: [[instance of::microprocessor]] [[core count::2]] [[isa family::!ARM]] [[isa family::!x86]] [[isa family::!MIPS]] | {{#ask: [[instance of::microprocessor]] [[core count::2]] [[isa family::!ARM]] [[isa family::!x86]] [[isa family::!MIPS]] | ||
|?full page name | |?full page name | ||
Line 85: | Line 93: | ||
|?designer | |?designer | ||
|?isa | |?isa | ||
+ | |?microprocessor family | ||
+ | |?process | ||
|?microarchitecture | |?microarchitecture | ||
− | |||
|?core name | |?core name | ||
|?l3$ size | |?l3$ size | ||
− | |?l2$ size | + | |?l2$ size#KiB |
|?first launched | |?first launched | ||
|?base frequency#GHz | |?base frequency#GHz | ||
|format=template | |format=template | ||
|template=proc table 2 | |template=proc table 2 | ||
− | |userparam= | + | |userparam=12 |
|mainlabel=- | |mainlabel=- | ||
|sort=ldate | |sort=ldate | ||
Line 100: | Line 109: | ||
|limit=10 | |limit=10 | ||
|searchlabel= | |searchlabel= | ||
+ | |valuesep=, | ||
}} | }} | ||
− | < | + | {{comp table count|ask=[[instance of::microprocessor]] [[core count::2]]}} |
− | + | </table> | |
− | + | {{comp table end}} | |
+ | |||
+ | {{#ask: [[instance of::microprocessor]] [[core count::2]] | ||
|?designer | |?designer | ||
|?isa family | |?isa family | ||
+ | |?microprocessor family | ||
+ | |?process | ||
|?microarchitecture | |?microarchitecture | ||
− | |||
|?core name | |?core name | ||
|?l3$ size | |?l3$ size | ||
Line 113: | Line 126: | ||
|?first launched | |?first launched | ||
|?base frequency#GHz | |?base frequency#GHz | ||
− | |format= | + | |format=broadtable |
− | + | |link=all | |
− | + | |sort=ldate | |
− | + | |order=descending | |
− | + | |headers=show | |
+ | |searchlabel=* Complete List of Dual-Core Processors... | ||
+ | |class=sortable wikitable smwtable | ||
+ | |sep=, | ||
+ | |valuesep=, | ||
+ | |limit=0 | ||
+ | }} | ||
[[category:parallel computing]] | [[category:parallel computing]] |
Latest revision as of 00:15, 21 February 2019
Multi-Core CPUs | |
Many-Core Microprocessor | |
Multi-Core Microprocessor |
A dual-core microprocessor refers to a chip that incorporates two physical cores onto a single chip. The two cores may be integrated together onto a single die or simply packaged together in a single package. Often times the chip may be part of an entire system on a chip, integrating additional devices such as a GPU, DSP, and parts of the southbridge.
Dual-core models[edit]
List of Dual-Core Processors (40 most recent) | |||||||||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
Model | Designer | ISA | Family | Process | µarch | Core | L3$ | L2$ | Launched | Frequency | |||||||||
x86 Processors | |||||||||||||||||||
3965Y | Intel | x86-64 | Celeron | 14 nm 0.014 μm 1.4e-5 mm | Kaby Lake | Kaby Lake Y | 2 MiB 2,048 KiB 2,097,152 B 0.00195 GiB | 512 KiB 0.5 MiB 524,288 B 4.882812e-4 GiB | 1.3 GHz 1,300 MHz 1,300,000 kHz | ||||||||||
i3-7120T | Intel | x86-64 | Core i3 | 14 nm 0.014 μm 1.4e-5 mm | Kaby Lake | Kaby Lake S | 3 MiB 3,072 KiB 3,145,728 B 0.00293 GiB | 512 KiB 0.5 MiB 524,288 B 4.882812e-4 GiB | 3.5 GHz 3,500 MHz 3,500,000 kHz | ||||||||||
i3-7007U | Intel | x86-64 | Core i3 | 14 nm 0.014 μm 1.4e-5 mm | Kaby Lake | Kaby Lake U | 3 MiB 3,072 KiB 3,145,728 B 0.00293 GiB | 512 KiB 0.5 MiB 524,288 B 4.882812e-4 GiB | 2.1 GHz 2,100 MHz 2,100,000 kHz | ||||||||||
i3-7320T | Intel | x86-64 | Core i3 | 14 nm 0.014 μm 1.4e-5 mm | Kaby Lake | Kaby Lake S | 4 MiB 4,096 KiB 4,194,304 B 0.00391 GiB | 512 KiB 0.5 MiB 524,288 B 4.882812e-4 GiB | 3.6 GHz 3,600 MHz 3,600,000 kHz | ||||||||||
i7-7510U | Intel | x86-64 | Core i7 | 14 nm 0.014 μm 1.4e-5 mm | Kaby Lake | Kaby Lake U | 4 MiB 4,096 KiB 4,194,304 B 0.00391 GiB | 512 KiB 0.5 MiB 524,288 B 4.882812e-4 GiB | 2.7 GHz 2,700 MHz 2,700,000 kHz | ||||||||||
i3-7340 | Intel | x86-64 | Core i3 | 14 nm 0.014 μm 1.4e-5 mm | Kaby Lake | Kaby Lake S | 4 MiB 4,096 KiB 4,194,304 B 0.00391 GiB | 512 KiB 0.5 MiB 524,288 B 4.882812e-4 GiB | 4.2 GHz 4,200 MHz 4,200,000 kHz | ||||||||||
i5-7210U | Intel | x86-64 | Core i5 | 14 nm 0.014 μm 1.4e-5 mm | Kaby Lake | Kaby Lake U | 3 MiB 3,072 KiB 3,145,728 B 0.00293 GiB | 512 KiB 0.5 MiB 524,288 B 4.882812e-4 GiB | 2.5 GHz 2,500 MHz 2,500,000 kHz | ||||||||||
i3-7310U | Intel | x86-64 | Core i3 | 14 nm 0.014 μm 1.4e-5 mm | Kaby Lake | Kaby Lake U | 3 MiB 3,072 KiB 3,145,728 B 0.00293 GiB | 512 KiB 0.5 MiB 524,288 B 4.882812e-4 GiB | 2.7 GHz 2,700 MHz 2,700,000 kHz | ||||||||||
i3-7110U | Intel | x86-64 | Core i3 | 14 nm 0.014 μm 1.4e-5 mm | Kaby Lake | Kaby Lake U | 3 MiB 3,072 KiB 3,145,728 B 0.00293 GiB | 512 KiB 0.5 MiB 524,288 B 4.882812e-4 GiB | 2.6 GHz 2,600 MHz 2,600,000 kHz | ||||||||||
M3-8114Y | Intel | x86-64 | Core M3 | 10 nm 0.01 μm 1.0e-5 mm | Cannon Lake | Cannon Lake Y | 1.5 GHz 1,500 MHz 1,500,000 kHz | ||||||||||||
ARM Processors | |||||||||||||||||||
9110 | Samsung, ARM Holdings | ARMv8.2 | Exynos | 10 nm 0.01 μm 1.0e-5 mm | Cortex-A53 | Cortex-A53 | 9 August 2018 | ||||||||||||
7270 | Samsung, ARM Holdings | ARMv8 | Exynos | 14 nm 0.014 μm 1.4e-5 mm | Cortex-A53 | Cortex-A53 | November 2016 | 1 GHz 1,000 MHz 1,000,000 kHz | |||||||||||
V2H | Renesas, ARM Holdings | ARMv8 | R-Car | 28 nm 0.028 μm 2.8e-5 mm | Cortex-A15 | Cortex-A15 | 1,024 KiB 1 MiB 1,048,576 B 9.765625e-4 GiB | October 2016 | 1 GHz 1,000 MHz 1,000,000 kHz | ||||||||||
[[apple/ax/a9|]] | Apple | ARMv8 | Ax | Twister | Twister | 25 September 2015 | 1.85 GHz 1,850 MHz 1,850,000 kHz | ||||||||||||
[[apple/ax/a7|]] | Apple | ARMv8 | Ax | 28 nm 0.028 μm 2.8e-5 mm | Cyclone | Cyclone | 20 September 2013 | 1.4 GHz 1,400 MHz 1,400,000 kHz | |||||||||||
[[apple/ax/a6|]] | Apple | ARMv7 | Ax | 32 nm 0.032 μm 3.2e-5 mm | Swift | Swift | 21 September 2012 | 1.3 GHz 1,300 MHz 1,300,000 kHz | |||||||||||
M1A | Renesas, ARM Holdings | ARMv7, SuperH | R-Car | 40 nm 0.04 μm 4.0e-5 mm | Cortex-A9, SH-4A | Cortex-A9, SH-4A | June 2012 | 0.8 GHz 800 MHz 800,000 kHz | |||||||||||
5250 | Samsung, ARM Holdings | ARMv7 | Exynos | 32 nm 0.032 μm 3.2e-5 mm | Cortex-A15 | Cortex-A15 | 30 November 2011 | 1.7 GHz 1,700 MHz 1,700,000 kHz | |||||||||||
4212 | Samsung, ARM Holdings | ARMv7 | Exynos | 32 nm 0.032 μm 3.2e-5 mm | Cortex-A9 | Cortex-A9 | 29 September 2011 | 1.5 GHz 1,500 MHz 1,500,000 kHz | |||||||||||
4210 | Samsung, ARM Holdings | ARMv7 | Exynos | 45 nm 0.045 μm 4.5e-5 mm | Cortex-A9 | Cortex-A9 | 17 June 2011 | 1.4 GHz 1,400 MHz 1,400,000 kHz | |||||||||||
MIPS Processors | |||||||||||||||||||
Baikal-T1 | Baikal Electronics, Imagination Technologies | MIPS32 | 28 nm 0.028 μm 2.8e-5 mm | P5600 | P5600 | 1,024 KiB 1 MiB 1,048,576 B 9.765625e-4 GiB | February 2016 | 1.2 GHz 1,200 MHz 1,200,000 kHz | |||||||||||
CN3120-400 EXP | Cavium | MIPS64 | OCTEON | 130 nm 0.13 μm 1.3e-4 mm | cnMIPS | cnMIPS | 256 KiB 0.25 MiB 262,144 B 2.441406e-4 GiB | 1 May 2006 | 0.4 GHz 400 MHz 400,000 kHz | ||||||||||
CN3120-550 NSP | Cavium | MIPS64 | OCTEON | 130 nm 0.13 μm 1.3e-4 mm | cnMIPS | cnMIPS | 256 KiB 0.25 MiB 262,144 B 2.441406e-4 GiB | 1 May 2006 | 0.55 GHz 550 MHz 550,000 kHz | ||||||||||
CN3120-400 SCP | Cavium | MIPS64 | OCTEON | 130 nm 0.13 μm 1.3e-4 mm | cnMIPS | cnMIPS | 256 KiB 0.25 MiB 262,144 B 2.441406e-4 GiB | 1 May 2006 | 0.4 GHz 400 MHz 400,000 kHz | ||||||||||
CN3120-300 NSP | Cavium | MIPS64 | OCTEON | 130 nm 0.13 μm 1.3e-4 mm | cnMIPS | cnMIPS | 256 KiB 0.25 MiB 262,144 B 2.441406e-4 GiB | 1 May 2006 | 0.3 GHz 300 MHz 300,000 kHz | ||||||||||
CN3120-500 CP | Cavium | MIPS64 | OCTEON | 130 nm 0.13 μm 1.3e-4 mm | cnMIPS | cnMIPS | 256 KiB 0.25 MiB 262,144 B 2.441406e-4 GiB | 1 May 2006 | 0.5 GHz 500 MHz 500,000 kHz | ||||||||||
CN3120-500 SCP | Cavium | MIPS64 | OCTEON | 130 nm 0.13 μm 1.3e-4 mm | cnMIPS | cnMIPS | 256 KiB 0.25 MiB 262,144 B 2.441406e-4 GiB | 1 May 2006 | 0.5 GHz 500 MHz 500,000 kHz | ||||||||||
CN3120-550 EXP | Cavium | MIPS64 | OCTEON | 130 nm 0.13 μm 1.3e-4 mm | cnMIPS | cnMIPS | 256 KiB 0.25 MiB 262,144 B 2.441406e-4 GiB | 1 May 2006 | 0.55 GHz 550 MHz 550,000 kHz | ||||||||||
CN3120-500 NSP | Cavium | MIPS64 | OCTEON | 130 nm 0.13 μm 1.3e-4 mm | cnMIPS | cnMIPS | 256 KiB 0.25 MiB 262,144 B 2.441406e-4 GiB | 1 May 2006 | 0.5 GHz 500 MHz 500,000 kHz | ||||||||||
CN3120-300 SCP | Cavium | MIPS64 | OCTEON | 130 nm 0.13 μm 1.3e-4 mm | cnMIPS | cnMIPS | 256 KiB 0.25 MiB 262,144 B 2.441406e-4 GiB | 1 May 2006 | 0.3 GHz 300 MHz 300,000 kHz | ||||||||||
Other ISAs Processors | |||||||||||||||||||
M1A | Renesas, ARM Holdings | ARMv7, SuperH | R-Car | 40 nm 0.04 μm 4.0e-5 mm | Cortex-A9, SH-4A | Cortex-A9, SH-4A | June 2012 | 0.8 GHz 800 MHz 800,000 kHz | |||||||||||
P1024 | Freescale | Power ISA v2.03 | QorIQ | 45 nm 0.045 μm 4.5e-5 mm | e500 | e500 v2 | 256 KiB 0.25 MiB 262,144 B 2.441406e-4 GiB | 2012 | 0.533 GHz 533 MHz 533,000 kHz | ||||||||||
P1021 | Freescale | Power ISA v2.03 | QorIQ | 45 nm 0.045 μm 4.5e-5 mm | e500 | e500 v2 | 256 KiB 0.25 MiB 262,144 B 2.441406e-4 GiB | January 2010 | 1.2 GHz 1,200 MHz 1,200,000 kHz | ||||||||||
P1022 | Freescale | Power ISA v2.03 | QorIQ | 45 nm 0.045 μm 4.5e-5 mm | e500 | e500 v2 | 256 KiB 0.25 MiB 262,144 B 2.441406e-4 GiB | 2010 | 1.067 GHz 1,067 MHz 1,067,000 kHz | ||||||||||
P1020 | Freescale | Power ISA v2.03 | QorIQ | 45 nm 0.045 μm 4.5e-5 mm | e500 | e500 v2 | 256 KiB 0.25 MiB 262,144 B 2.441406e-4 GiB | 2009 | 0.8 GHz 800 MHz 800,000 kHz | ||||||||||
P2020 | Freescale | Power ISA v2.03 | QorIQ | 45 nm 0.045 μm 4.5e-5 mm | e500 | e500 v2 | 512 KiB 0.5 MiB 524,288 B 4.882812e-4 GiB | 2009 | 0.8 GHz 800 MHz , 1.2 GHz800,000 kHz 1,200 MHz , 1.333 GHz1,200,000 kHz 1,333 MHz 1,333,000 kHz | ||||||||||
P1023 | Freescale | Power ISA v2.03 | QorIQ | 45 nm 0.045 μm 4.5e-5 mm | e500 | e500 v2 | |||||||||||||
P1025 | Freescale | Power ISA v2.03 | QorIQ | 45 nm 0.045 μm 4.5e-5 mm | e500 | e500 v2 | |||||||||||||
Count: 367 |