From WikiChip
Difference between revisions of "mediatek/helio/mt6795t"
(→Graphics) |
(I have added one more model that i am using on this chip) |
||
(18 intermediate revisions by 4 users not shown) | |||
Line 1: | Line 1: | ||
− | {{mediatek title|Helio X10 (MT6795T)}} | + | {{mediatek title|Helio X10 T (MT6795T)}} |
− | {{ | + | {{chip |
− | | name = MediaTek Helio X10 | + | | name = MediaTek Helio X10 T |
| no image = yes | | no image = yes | ||
| image = | | image = | ||
Line 9: | Line 9: | ||
| designer 2 = ARM Holdings | | designer 2 = ARM Holdings | ||
| manufacturer = TSMC | | manufacturer = TSMC | ||
− | | model number = Helio X10 | + | | model number = Helio X10 T |
| part number = MT6795T | | part number = MT6795T | ||
+ | | part number 2 = MTK6795T | ||
| market = Mobile | | market = Mobile | ||
| market 2 = Embedded | | market 2 = Embedded | ||
Line 50: | Line 51: | ||
| max memory = 4 GiB | | max memory = 4 GiB | ||
− | + | ||
| power = | | power = | ||
| v core = 1 V | | v core = 1 V | ||
Line 84: | Line 85: | ||
| package 0 height = 0.78 mm | | package 0 height = 0.78 mm | ||
}} | }} | ||
− | '''Helio X10''' ('''MT6795T''') is a {{arch|64}} [[octa-core]] [[ARM]] [[LTE]] system on a chip designed by [[MediaTek]] and introduced in early-[[ | + | '''Helio X10 T''' ('''MT6795T'''; T for ''turbo'') is a {{arch|64}} [[octa-core]] [[ARM]] [[LTE]] system on a chip designed by [[MediaTek]] and introduced in early-[[2015]]. This SoC, which incorporates eight {{armh|Cortex-A53}} cores and is manufactured on TSMC's [[28 nm process]], operates at up to 2.2 GHz and supports dual-channel LPDDR3-1866. This chip incorporates the {{imgtec|PowerVR G6200}} [[IGP]] operating at 700 MHz. This SoC has a modem supporting [[LTE]] User Equipment (UE) category 4. This "turbo" variant of the X10 operates at 10% higher frequency. |
This SoC is made of 2 clusters of 4-core each ({{armh|Cortex-A53}}) linked together via a {{armh|CCI-400}}, a {{armh|NEON}} engine, and {{armh|Cortex-R4}} core for the second MCU subsystem. | This SoC is made of 2 clusters of 4-core each ({{armh|Cortex-A53}}) linked together via a {{armh|CCI-400}}, a {{armh|NEON}} engine, and {{armh|Cortex-R4}} core for the second MCU subsystem. | ||
Line 105: | Line 106: | ||
== Memory controller == | == Memory controller == | ||
{{memory controller | {{memory controller | ||
− | |type= | + | |type=LPDDR3-1866 |
|ecc=No | |ecc=No | ||
|max mem=4 GiB | |max mem=4 GiB | ||
|controllers=1 | |controllers=1 | ||
|channels=2 | |channels=2 | ||
− | |max bandwidth=13. | + | |width=32 bit |
+ | |max bandwidth=13.91 GiB/s | ||
|bandwidth schan=6.95 GiB/s | |bandwidth schan=6.95 GiB/s | ||
− | |bandwidth dchan=13. | + | |bandwidth dchan=13.91 GiB/s |
+ | }} | ||
+ | |||
+ | == Expansions == | ||
+ | {{expansions | ||
+ | |usb revision=2.0 | ||
+ | |usb revision 2=3.0 | ||
+ | |usb ports=8 | ||
+ | |uart=4 | ||
+ | |gp io=Yes | ||
}} | }} | ||
Line 132: | Line 143: | ||
| opencl ver = 1.2 | | opencl ver = 1.2 | ||
| opengl ver = 3.2 | | opengl ver = 3.2 | ||
− | | | + | | opengl es ver = 3.1 |
| vulkan ver = 1.0 | | vulkan ver = 1.0 | ||
}} | }} | ||
+ | |||
+ | * OpenGL ES 3.0 3D graphic accelerator capable of processing 175M tri/sec and 2,800M pixel/sec @ 700 MHz | ||
+ | * OpenVG 1.1 vector graphics accelerator | ||
== Wireless == | == Wireless == | ||
Line 140: | Line 154: | ||
| 2g = Yes | | 2g = Yes | ||
| csd = Yes | | csd = Yes | ||
− | | gsm = | + | | gsm = Yes |
| gprs = Yes | | gprs = Yes | ||
| edge = Yes | | edge = Yes | ||
Line 162: | Line 176: | ||
| ue cat = 4 | | ue cat = 4 | ||
}} | }} | ||
+ | |||
+ | == Image == | ||
+ | * Integrated image signal processor supports 20 MP | ||
+ | * Supports image stabilization | ||
+ | * Supports video stabilization | ||
+ | * Supports noise reduction | ||
+ | * Supports lens shading correction | ||
+ | * Supports AE/AWB/AF | ||
+ | * Supports edge enhancement | ||
+ | * Supports face detection and visual tracking | ||
+ | * Hardware JPEG encoder | ||
+ | |||
+ | == Video == | ||
+ | * HEVC decoder 4k2k @ 30fps | ||
+ | * H.264 decoder (30fps/40Mbps) | ||
+ | * Sorenson H.263/H.263 decoder (1080p @ 60fps/40Mbps) | ||
+ | * MPEG-4 SP/ASP decoder (1080p @ 60fps/40Mbps) | ||
+ | * DIVX4/DIVX5/DIVX6/DIVX HD/XVID decoder (1080p @ 60fps/40Mbps) | ||
+ | * VP8 / VC-1 decoders | ||
+ | * MPEG-4 / H.263 / H.264 / HEVC encoders | ||
+ | |||
+ | == Audio == | ||
+ | * Audio content sampling rates 8kHz to 192kHz | ||
+ | * Audio content sampling format 8-bit/16-bit/24-bit Mono/Stereo | ||
+ | * I2S, PCM | ||
+ | * Encode: AMR-NB, AMR-WB, AAC, OGG, ADPCM | ||
+ | * Decode: WAV, MP3, MP2, AAC, AMR-NB, AMR-WB, MIDI, Vorbis, APE, AAC-plus v1, AAC-plus v2, FLAC, WMA, ADPCM | ||
+ | * 7.1 channel MHL output | ||
+ | |||
+ | == Utilizing devices == | ||
+ | * [[used by::Meizu MX5]] | ||
+ | * [[used by::LeEco Le 1s]] | ||
+ | * [[used by::Xiaomi Redmi Note 2]] | ||
+ | * [[used by::HTC One X9]] | ||
+ | * [[used by::HTC One M9+]] | ||
+ | * [[used by::HTC One ME]] | ||
+ | |||
+ | {{expand list}} |
Latest revision as of 08:36, 22 August 2018
Edit Values | |
MediaTek Helio X10 T | |
General Info | |
Designer | MediaTek, ARM Holdings |
Manufacturer | TSMC |
Model Number | Helio X10 T |
Part Number | MT6795T, MTK6795T |
Market | Mobile, Embedded |
Introduction | July 15, 2014 (announced) March 27, 2015 (launched) |
General Specs | |
Family | Helio |
Series | Helio X |
Frequency | 2,200 MHz |
Bus type | AMBA 4 AXI |
Microarchitecture | |
ISA | ARMv8 (ARM) |
Microarchitecture | Cortex-A53 |
Core Name | Cortex-A53 |
Process | 28 nm |
Technology | CMOS |
Word Size | 64 bit |
Cores | 8 |
Threads | 8 |
Max Memory | 4 GiB |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
Vcore | 1 V |
VI/O | 1.8 V, 2.8 V, 3.3 V |
OP Temperature | -20 °C – 80 °C |
Tjunction | – 125 °C |
Tstorage | 0 °C – 125 °C |
Helio X10 T (MT6795T; T for turbo) is a 64-bit octa-core ARM LTE system on a chip designed by MediaTek and introduced in early-2015. This SoC, which incorporates eight Cortex-A53 cores and is manufactured on TSMC's 28 nm process, operates at up to 2.2 GHz and supports dual-channel LPDDR3-1866. This chip incorporates the PowerVR G6200 IGP operating at 700 MHz. This SoC has a modem supporting LTE User Equipment (UE) category 4. This "turbo" variant of the X10 operates at 10% higher frequency.
This SoC is made of 2 clusters of 4-core each (Cortex-A53) linked together via a CCI-400, a NEON engine, and Cortex-R4 core for the second MCU subsystem.
Contents
Cache[edit]
- Main article: Cortex-A53 § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||
|
Memory controller[edit]
Integrated Memory Controller
|
||||||||||||||||
|
Expansions[edit]
Expansion Options
|
||||||||||
|
Graphics[edit]
Integrated Graphics Information
|
||||||||||||||||||||||||||||||||||||||||||
|
- OpenGL ES 3.0 3D graphic accelerator capable of processing 175M tri/sec and 2,800M pixel/sec @ 700 MHz
- OpenVG 1.1 vector graphics accelerator
Wireless[edit]
Wireless Communications | |||||||||||||
Cellular | |||||||||||||
2G |
| ||||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|
3G |
| ||||||||||||
4G |
|
Image[edit]
- Integrated image signal processor supports 20 MP
- Supports image stabilization
- Supports video stabilization
- Supports noise reduction
- Supports lens shading correction
- Supports AE/AWB/AF
- Supports edge enhancement
- Supports face detection and visual tracking
- Hardware JPEG encoder
Video[edit]
- HEVC decoder 4k2k @ 30fps
- H.264 decoder (30fps/40Mbps)
- Sorenson H.263/H.263 decoder (1080p @ 60fps/40Mbps)
- MPEG-4 SP/ASP decoder (1080p @ 60fps/40Mbps)
- DIVX4/DIVX5/DIVX6/DIVX HD/XVID decoder (1080p @ 60fps/40Mbps)
- VP8 / VC-1 decoders
- MPEG-4 / H.263 / H.264 / HEVC encoders
Audio[edit]
- Audio content sampling rates 8kHz to 192kHz
- Audio content sampling format 8-bit/16-bit/24-bit Mono/Stereo
- I2S, PCM
- Encode: AMR-NB, AMR-WB, AAC, OGG, ADPCM
- Decode: WAV, MP3, MP2, AAC, AMR-NB, AMR-WB, MIDI, Vorbis, APE, AAC-plus v1, AAC-plus v2, FLAC, WMA, ADPCM
- 7.1 channel MHL output
Utilizing devices[edit]
- Meizu MX5
- LeEco Le 1s
- Xiaomi Redmi Note 2
- HTC One X9
- HTC One M9+
- HTC One ME
This list is incomplete; you can help by expanding it.
Facts about "Helio X10 T (MT6795T) - MediaTek"
has 2g support | true + |
has 3g support | true + |
has 4g support | true + |
has csd support | true + |
has dc-hsdpa support | true + |
has e-utran support | true + |
has ecc memory support | false + |
has edge support | true + |
has gprs support | true + |
has hsupa support | true + |
has lte advanced support | true + |
has td-scdma support | true + |
has umts support | true + |
integrated gpu | PowerVR G6200 + |
integrated gpu base frequency | 700 MHz (0.7 GHz, 700,000 KHz) + |
integrated gpu designer | Imagination Technologies + |
l1$ size | 512 KiB (524,288 B, 0.5 MiB) + |
l1d$ description | 4-way set associative + |
l1d$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l1i$ description | 2-way set associative + |
l1i$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l2$ description | 16-way set associative + |
l2$ size | 2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) + |
max memory bandwidth | 13.9 GiB/s (14,233.6 MiB/s, 14.925 GB/s, 14,925.011 MB/s, 0.0136 TiB/s, 0.0149 TB/s) + |
max memory channels | 2 + |
supported memory type | DDR3-933 + |
user equipment category | 4 + |