From WikiChip
Difference between revisions of "intel/core i5/i5-560m"
m (Reverted edits by 116.206.33.35 (talk) to last revision by 123.248.149.170) |
|||
(8 intermediate revisions by 5 users not shown) | |||
Line 1: | Line 1: | ||
{{intel title|Core i5-560M}} | {{intel title|Core i5-560M}} | ||
− | {{ | + | {{chip |
| name = Intel Core i5-560M | | name = Intel Core i5-560M | ||
| no image = yes | | no image = yes | ||
Line 9: | Line 9: | ||
| manufacturer = Intel | | manufacturer = Intel | ||
| model number = i5-560M | | model number = i5-560M | ||
− | | part number = CN80617005487AA | + | | part number = BX80617I5560M |
+ | | part number 2 = CP80617005487AA | ||
+ | | part number 3 = CN80617005487AA | ||
+ | |||
| market = Mobile | | market = Mobile | ||
| first announced = September 26, 2010 | | first announced = September 26, 2010 | ||
Line 22: | Line 25: | ||
| frequency = 2,666.66 MHz | | frequency = 2,666.66 MHz | ||
| turbo frequency = Yes | | turbo frequency = Yes | ||
− | | turbo frequency1 = | + | | turbo frequency1 = 3,199.99 MHz |
− | | turbo frequency2 = | + | | turbo frequency2 = 2,933.33 MHz |
| bus type = DMI 1.0 | | bus type = DMI 1.0 | ||
| bus speed = | | bus speed = | ||
Line 34: | Line 37: | ||
| cpuid = 0x20655 | | cpuid = 0x20655 | ||
+ | | isa family = x86 | ||
+ | | isa = x86-64 | ||
| microarch = Westmere | | microarch = Westmere | ||
| platform = Calpella | | platform = Calpella | ||
Line 53: | Line 58: | ||
| max memory = 8 GiB | | max memory = 8 GiB | ||
− | + | ||
| v core = | | v core = | ||
| v core tolerance = | | v core tolerance = | ||
Line 163: | Line 168: | ||
|avx=No | |avx=No | ||
|avx2=No | |avx2=No | ||
− | + | ||
|abm=No | |abm=No | ||
|tbm=No | |tbm=No |
Latest revision as of 07:19, 5 August 2019
Edit Values | ||||||||||||
Intel Core i5-560M | ||||||||||||
General Info | ||||||||||||
Designer | Intel | |||||||||||
Manufacturer | Intel | |||||||||||
Model Number | i5-560M | |||||||||||
Part Number | BX80617I5560M, CP80617005487AA, CN80617005487AA | |||||||||||
S-Spec | SLBTS, SLBTT | |||||||||||
Market | Mobile | |||||||||||
Introduction | September 26, 2010 (announced) September 26, 2010 (launched) | |||||||||||
End-of-life | April 05, 2012 (last order) October 08, 2012 (last shipment) | |||||||||||
Release Price | $225 | |||||||||||
Shop | Amazon | |||||||||||
General Specs | ||||||||||||
Family | Core i5 | |||||||||||
Series | i5-500 | |||||||||||
Locked | Yes | |||||||||||
Frequency | 2,666.66 MHz | |||||||||||
Turbo Frequency | Yes | |||||||||||
Turbo Frequency | 3,199.99 MHz (1 core), 2,933.33 MHz (2 cores) | |||||||||||
Bus type | DMI 1.0 | |||||||||||
Bus rate | 1 × 2.5 GT/s | |||||||||||
Clock multiplier | 20 | |||||||||||
CPUID | 0x20655 | |||||||||||
Microarchitecture | ||||||||||||
ISA | x86-64 (x86) | |||||||||||
Microarchitecture | Westmere | |||||||||||
Platform | Calpella | |||||||||||
Chipset | Ibex Peak | |||||||||||
Core Name | Arrandale | |||||||||||
Core Family | 6 | |||||||||||
Core Model | 37 | |||||||||||
Core Stepping | K0 | |||||||||||
Process | 32 nm | |||||||||||
Transistors | 382,000,000 | |||||||||||
Technology | CMOS | |||||||||||
Die | 81 mm² | |||||||||||
Word Size | 64 bit | |||||||||||
Cores | 2 | |||||||||||
Threads | 4 | |||||||||||
Max Memory | 8 GiB | |||||||||||
Multiprocessing | ||||||||||||
Max SMP | 1-Way (Uniprocessor) | |||||||||||
Electrical | ||||||||||||
TDP | 35 W | |||||||||||
Tjunction | 0 °C – 105 °C | |||||||||||
Tstorage | -25 °C – 125 °C | |||||||||||
Packaging | ||||||||||||
| ||||||||||||
|
Core i5-560M is a 64-bit x86 dual-core mobile microprocessor introduced by Intel in 2010. This processor, which is based on the Westmere microarchitecture (Arrandale core), is manufactured on a 32 nm process. This MPU operates at a base frequency of 2.66 GHz with a Turbo Boost frequency of 3.20 GHz and a TDP of 35 W. This processor incorporated the HD Graphics (Ironlake) IGP on the same package operating at a base frequency of 500.00 MHz and a burst frequency of 766.00 MHz.
Cache[edit]
- Main article: Westmere § Cache
![]() |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||||||||||||||
|
Memory controller[edit]
![]() |
Integrated Memory Controller
|
|||||||||||||||
|
Expansions[edit]
![]() |
Expansion Options
|
|||||||
|
Graphics[edit]
![]() |
Integrated Graphics Information
|
||||||||||||||||||||||||||||||||||||||
|
Features[edit]
[Edit/Modify Supported Features]
![]() |
Supported x86 Extensions & Processor Features
|
|||||||||||||||||||||||||||||||||||||||||||||||||||||
|
Facts about "Core i5-560M - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Core i5-560M - Intel#io + |
device id | 0x0046 + |
has ecc memory support | false + |
has extended page tables support | true + |
has feature | Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 1.0 +, Enhanced SpeedStep Technology +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables + and Flex Memory Access + |
has intel enhanced speedstep technology | true + |
has intel flex memory access support | true + |
has intel trusted execution technology | true + |
has intel turbo boost technology 1 0 | true + |
has intel vpro technology | true + |
has intel vt-d technology | true + |
has intel vt-x technology | true + |
has second level address translation support | true + |
has simultaneous multithreading | true + |
has x86 advanced encryption standard instruction set extension | true + |
integrated gpu | HD Graphics (Ironlake) + |
integrated gpu base frequency | 500 MHz (0.5 GHz, 500,000 KHz) + |
integrated gpu designer | Intel + |
integrated gpu execution units | 12 + |
integrated gpu max frequency | 766 MHz (0.766 GHz, 766,000 KHz) + |
l1$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l1i$ description | 4-way set associative + |
l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) + |
l3$ description | 12-way set associative + |
l3$ size | 3 MiB (3,072 KiB, 3,145,728 B, 0.00293 GiB) + |
max memory bandwidth | 15.88 GiB/s (16,261.12 MiB/s, 17.051 GB/s, 17,051.02 MB/s, 0.0155 TiB/s, 0.0171 TB/s) + |
max memory channels | 2 + |
max pcie lanes | 16 + |
supported memory type | DDR3-1066 + |