From WikiChip
Difference between revisions of "intel/core i7ee/i7-940xm"
< intel‎ | core i7ee

 
(15 intermediate revisions by 3 users not shown)
Line 1: Line 1:
 
{{intel title|Core i7-940XM Extreme Edition}}
 
{{intel title|Core i7-940XM Extreme Edition}}
{{mpu
+
{{chip
 
| name                = Core i7-940XM Extreme Edition
 
| name                = Core i7-940XM Extreme Edition
 
| no image            = Yes
 
| no image            = Yes
Line 12: Line 12:
 
| market              = Mobile
 
| market              = Mobile
 
| first announced    = February 5, 2010
 
| first announced    = February 5, 2010
| first launched      = June 20, 2010
+
| first launched      = June 22, 2010
 
| last order          = September 30, 2011
 
| last order          = September 30, 2011
 
| last shipment      = December, 2011
 
| last shipment      = December, 2011
Line 20: Line 20:
 
| series              = Core i7-900
 
| series              = Core i7-900
 
| locked              = No
 
| locked              = No
| frequency          = 2130 MHz
+
| frequency          = 2,133.33 MHz
 
| turbo frequency    = Yes
 
| turbo frequency    = Yes
| turbo frequency1    = 3333 MHz
+
| turbo frequency1    = 3,333.33 MHz
| turbo frequency2    = 3200 MHz
+
| turbo frequency2    = 3,199.99 MHz
| turbo frequency3    = 2400 MHz
+
| turbo frequency3    = 2,399.99 MHz
| turbo frequency4    = 2400 MHz
+
| turbo frequency4    = 2,399.99 MHz
 
| bus type            = DMI  
 
| bus type            = DMI  
 
| bus speed          =  
 
| bus speed          =  
Line 38: Line 38:
 
| microarch          = Nehalem
 
| microarch          = Nehalem
 
| platform            = Calpella
 
| platform            = Calpella
 +
| chipset            = Ibex Peak
 
| core name          = Clarksfield
 
| core name          = Clarksfield
 +
| core family        = 6
 +
| core model          = 30
 
| core stepping      = B1
 
| core stepping      = B1
 
| process            = 45 nm
 
| process            = 45 nm
Line 50: Line 53:
 
| thread count        = 8
 
| thread count        = 8
 
| max cpus            = 1
 
| max cpus            = 1
| max memory          = 8 GB
+
| max memory          = 8 GiB
 +
 
  
| electrical          = Yes
 
 
| power              =  
 
| power              =  
 
| sdp                =  
 
| sdp                =  
Line 66: Line 69:
 
| socket type        =  
 
| socket type        =  
 
}}
 
}}
The '''Core i7-940XM {{intel|Core i7EE|Extreme Edition}}''' is a {{arch|64}} quad-core [[microprocessor]] introduced by [[Intel]] in early 2010 for the mobile market. The Core i7-940XM EE, which operated at 2.13 GHz with turbo frequency of up to 3.33 GHz for a single core was Intel's flagship mobile processor for the {{intel|Nehalem}} [[microarchitecture]]. The 940XM is identical to the {{\\|i7-920XM}} but with a faster clock. The chip is manufactured in [[45 nm process]]. The i7-940XM supports 8GB of memory and has a thermal design power of 55 W.
+
The '''Core i7-940XM {{intel|Core i7EE|Extreme Edition}}''' is a {{arch|64}} quad-core [[microprocessor]] introduced by [[Intel]] in early 2010 for the mobile market. The Core i7-940XM EE, which operated at 2.13 GHz with turbo frequency of up to 3.33 GHz for a single core was Intel's flagship mobile processor for the {{intel|Nehalem}} [[microarchitecture]]. The 940XM is identical to the {{\\|i7-920XM}} aside from a slightly higer base/Turbo clock speed. The chip is manufactured in [[45 nm process]]. The i7-940XM supports 8GB of memory and has a thermal design power of 55 W.
  
 
== Cache ==
 
== Cache ==
{{main|intel/microarchitectures/nehalem#Memory_Hierarchy|l1=Nehalem's Cache}}
+
{{main|intel/microarchitectures/nehalem#Memory_Hierarchy|l1=Nehalem § Cache}}
{{cache info
+
{{cache size
 +
|l1 cache=256 KiB
 
|l1i cache=128 KiB
 
|l1i cache=128 KiB
 
|l1i break=4x32 KiB
 
|l1i break=4x32 KiB
 
|l1i desc=4-way set associative
 
|l1i desc=4-way set associative
|l1i extra=(per core; writeback/allocate)
+
|l1i policy=write-back
 
|l1d cache=128 KiB
 
|l1d cache=128 KiB
 
|l1d break=4x32 KiB
 
|l1d break=4x32 KiB
 
|l1d desc=8-way set associative
 
|l1d desc=8-way set associative
|l1d extra=(per core; writeback/allocate)
+
|l1d policy=write-back
 
|l2 cache=1 MiB
 
|l2 cache=1 MiB
 
|l2 break=4x256 KiB
 
|l2 break=4x256 KiB
 
|l2 desc=8-way set associative
 
|l2 desc=8-way set associative
|l2 extra=(per core; writeback/allocate)
+
|l2 policy=write-back
 
|l3 cache=8 MiB
 
|l3 cache=8 MiB
 +
|l3 break=4x2 MiB
 
|l3 desc=16-way set associative
 
|l3 desc=16-way set associative
|l3 extra=(writeback/allocate)
+
|l3 policy=write-back
 
}}
 
}}
  
 
== Memory controller ==
 
== Memory controller ==
{{integrated memory controller
+
{{memory controller
| type               = DDR3-1066
+
|type=DDR3-1333
| type 2            = DDR3-1333
+
|controllers=1
| controllers       = 1
+
|channels=2
| channels           = 2
+
|ecc=no
| ecc support        = No
+
|max bandwidth=19.87 GiB/s
| max bandwidth     = 21 GB/s
+
|max mem=8 GiB
| bandwidth schan   =  
+
|bandwidth schan=9.93 GiB/s
| bandwidth dchan   =  
+
|bandwidth dchan=19.87 GiB/s
| max memory        = 8 GB
+
|pae=36 bit
 
}}
 
}}
  
Line 105: Line 110:
  
 
== Expansions ==
 
== Expansions ==
{{mpu expansions
+
{{expansions
 
| pcie revision      = 2.0
 
| pcie revision      = 2.0
 
| pcie lanes        = 16
 
| pcie lanes        = 16
 
| pcie config        = 1x16
 
| pcie config        = 1x16
| pcie config 1     = 2x8
+
| pcie config 2     = 2x8
| usb revision      =
 
| usb revision 2    =
 
| usb ports          =
 
| sata ports        =
 
| integrated lan    =
 
| uart              =
 
 
}}
 
}}
  
 
== Features ==
 
== Features ==
{{mpu features
+
{{x86 features
| em64t      = Yes
+
|real=Yes
| nx          = Yes
+
|protected=Yes
| txt        = Yes
+
|smm=Yes
| tsx        =  
+
|fpu=Yes
| ht          = Yes
+
|x8616=Yes
| tbt1        = Yes
+
|x8632=Yes
| tbt2        =  
+
|x8664=Yes
| bpt        =  
+
|nx=Yes
| vt-x        = Yes
+
|3dnow=No
| vt-d        = Yes
+
|e3dnow=No
| ept        = Yes
+
|mmx=Yes
| mmx        = Yes
+
|emmx=Yes
| sse         = Yes
+
|sse=Yes
| sse2       = Yes
+
|sse2=Yes
| sse3       = Yes
+
|sse3=Yes
| ssse3       = Yes
+
|ssse3=Yes
| sse4        = Yes
+
|sse41=Yes
| sse4.1      = Yes
+
|sse42=Yes
| sse4.2      = Yes
+
|sse4a=No
| aes        =  
+
|avx=No
| avx        =  
+
|avx2=No
| avx2        =  
+
 
| bmi        =  
+
|abm=No
| bmi1       =  
+
|tbm=No
| bmi2       =  
+
|bmi1=No
| f16c       =  
+
|bmi2=No
| fma3        =  
+
|fma3=No
| sgx        =  
+
|fma4=No
| eist       = Yes
+
|aes=No
| secure key  =  
+
|rdrand=No
| os guard    =  
+
|sha=No
 +
|xop=No
 +
|adx=No
 +
|clmul=No
 +
|f16c=No
 +
|tbt1=Yes
 +
|tbt2=No
 +
|tbmt3=No
 +
|bpt=No
 +
|eist=Yes
 +
|flex=No
 +
|isrt=No
 +
|mwt=No
 +
|sipp=No
 +
|att=No
 +
|ipt=No
 +
|tsx=No
 +
|txt=Yes
 +
|ht=Yes
 +
|vpro=No
 +
|vtx=Yes
 +
|vtd=Yes
 +
|ept=Yes
 +
|mpx=No
 +
|sgx=No
 +
|securekey=No
 +
|osguard=No
 +
|smartmp=No
 +
|powernow=No
 +
|amdv=No
 +
|rvi=No
 
}}
 
}}
  
 
== See also ==
 
== See also ==
 
* {{intel|Core i7EE|Core i7 Extreme Edition}}
 
* {{intel|Core i7EE|Core i7 Extreme Edition}}

Latest revision as of 14:01, 13 December 2019

Edit Values
Core i7-940XM Extreme Edition
General Info
DesignerIntel
ManufacturerIntel
Model Numberi7-940XM
Part NumberBY80607002526AE
S-SpecSLBSC
Q4AP (QS)
MarketMobile
IntroductionFebruary 5, 2010 (announced)
June 22, 2010 (launched)
End-of-lifeSeptember 30, 2011 (last order)
December, 2011 (last shipment)
Release Price$1096.00
ShopAmazon
General Specs
FamilyCore i7EE
SeriesCore i7-900
LockedNo
Frequency2,133.33 MHz
Turbo FrequencyYes
Turbo Frequency3,333.33 MHz (1 core),
3,199.99 MHz (2 cores),
2,399.99 MHz (3 cores),
2,399.99 MHz (4 cores)
Bus typeDMI
Bus rate2.5 GT/s
Clock multiplier16
CPUID106E5
Microarchitecture
MicroarchitectureNehalem
PlatformCalpella
ChipsetIbex Peak
Core NameClarksfield
Core Family6
Core Model30
Core SteppingB1
Process45 nm
Transistors774,000,000
TechnologyCMOS
Die296 mm²
Word Size64 bit
Cores4
Threads8
Max Memory8 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
TDP55 W
OP Temperature0 °C – 100 °C

The Core i7-940XM Extreme Edition is a 64-bit quad-core microprocessor introduced by Intel in early 2010 for the mobile market. The Core i7-940XM EE, which operated at 2.13 GHz with turbo frequency of up to 3.33 GHz for a single core was Intel's flagship mobile processor for the Nehalem microarchitecture. The 940XM is identical to the i7-920XM aside from a slightly higer base/Turbo clock speed. The chip is manufactured in 45 nm process. The i7-940XM supports 8GB of memory and has a thermal design power of 55 W.

Cache[edit]

Main article: Nehalem § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$256 KiB
262,144 B
0.25 MiB
L1I$128 KiB
131,072 B
0.125 MiB
4x32 KiB4-way set associativewrite-back
L1D$128 KiB
131,072 B
0.125 MiB
4x32 KiB8-way set associativewrite-back

L2$1 MiB
1,024 KiB
1,048,576 B
9.765625e-4 GiB
  4x256 KiB8-way set associativewrite-back

L3$8 MiB
8,192 KiB
8,388,608 B
0.00781 GiB
  4x2 MiB16-way set associativewrite-back

Memory controller[edit]

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR3-1333
Supports ECCNo
Max Mem8 GiB
Controllers1
Channels2
Max Bandwidth19.87 GiB/s
20,346.88 MiB/s
21.335 GB/s
21,335.25 MB/s
0.0194 TiB/s
0.0213 TB/s
Bandwidth
Single 9.93 GiB/s
Double 19.87 GiB/s
Physical Address (PAE)36 bit

Graphics[edit]

This MPU has no integrated graphics processing unit.

Expansions[edit]

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIe
Revision2.0
Max Lanes16
Configs1x16, 2x8


Features[edit]

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features
MMXMMX Extension
EMMXExtended MMX Extension
SSEStreaming SIMD Extensions
SSE2Streaming SIMD Extensions 2
SSE3Streaming SIMD Extensions 3
SSSE3Supplemental SSE3
SSE4.1Streaming SIMD Extensions 4.1
SSE4.2Streaming SIMD Extensions 4.2
x86-1616-bit x86
x86-3232-bit x86
x86-6464-bit x86
RealReal Mode
ProtectedProtected Mode
SMMSystem Management Mode
FPUIntegrated x87 FPU
NXNo-eXecute
HTHyper-Threading
TBT 1.0Turbo Boost Technology 1.0
EISTEnhanced SpeedStep Technology
TXTTrusted Execution Technology (SMX)
VT-xVT-x (Virtualization)
VT-dVT-d (I/O MMU virtualization)
EPTExtended Page Tables (SLAT)

See also[edit]

l1d$ description8-way set associative +
l1d$ size128 KiB (131,072 B, 0.125 MiB) +
l1i$ description4-way set associative +
l1i$ size128 KiB (131,072 B, 0.125 MiB) +
l2$ description8-way set associative +
l2$ size1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) +
l3$ description16-way set associative +
l3$ size8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) +