From WikiChip
Difference between revisions of "amd/athlon mp/amp1800dms3c"
< amd‎ | athlon mp

(→‎Cache)
m (Bot: switching template from {{mpu}} to a more generic {{chip}})
 
(3 intermediate revisions by the same user not shown)
Line 1: Line 1:
 
{{amd title|Athlon MP 1800+}}
 
{{amd title|Athlon MP 1800+}}
−
{{mpu
+
{{chip
 
| name                = AMD Athlon MP 1800+
 
| name                = AMD Athlon MP 1800+
 
| no image            = yes
 
| no image            = yes
Line 46: Line 46:
 
| max memory          = 4 GiB
 
| max memory          = 4 GiB
  
−
| electrical          = Yes
+
 
 
| v core              = 1.75 V
 
| v core              = 1.75 V
 
| v core tolerance    =  
 
| v core tolerance    =  
Line 61: Line 61:
 
| tstorage max        = 100 °C
 
| tstorage max        = 100 °C
  
−
| packaging          = Yes
+
|package module 1={{packages/amd/pga-453}}
−
| package 0          = OPGA-453
 
−
| package 0 type      = OPGA
 
−
| package 0 pins      = 453
 
−
| package 0 pitch    = 1.27 mm
 
−
| package 0 width    = 49.53 mm
 
−
| package 0 length    = 49.53 mm
 
−
| package 0 height    = 1.942
 
−
| socket 0            = Socket A
 
−
| socket 0 type      = PGA-462
 
 
}}
 
}}
 
The '''Athlon MP 1800+''' (OPN ''AMP1800DMS3C'') based on the {{amd|Palomino|l=core}} core was a {{arch|32}} [[x86]] [[multiprocessor]] developed by [[AMD]] and introduced in late [[2001]] for the server and workstation market. This MPU operated at 1.53 GHz with a FSB transfer rate of 266 MT/s (x11.5 multiplier). This processor, which was based on the {{amd|K7|K7 microarchitecture|l=arch}}, was manufactured on a mature [[180 nm]] copper interconnect technology at AMD's Fab 30 in Dresden, Germany.
 
The '''Athlon MP 1800+''' (OPN ''AMP1800DMS3C'') based on the {{amd|Palomino|l=core}} core was a {{arch|32}} [[x86]] [[multiprocessor]] developed by [[AMD]] and introduced in late [[2001]] for the server and workstation market. This MPU operated at 1.53 GHz with a FSB transfer rate of 266 MT/s (x11.5 multiplier). This processor, which was based on the {{amd|K7|K7 microarchitecture|l=arch}}, was manufactured on a mature [[180 nm]] copper interconnect technology at AMD's Fab 30 in Dresden, Germany.
Line 118: Line 109:
 
|avx=No
 
|avx=No
 
|avx2=No
 
|avx2=No
−
|avx512=No
+
 
 
|abm=No
 
|abm=No
 
|tbm=No
 
|tbm=No

Latest revision as of 14:20, 13 December 2017

Edit Values
AMD Athlon MP 1800+
General Info
DesignerAMD
ManufacturerAMD
Model NumberAthlon MP 1800+
Part NumberAMP1800DMS3C
MarketServer
IntroductionOctober 15, 2001 (announced)
October 15, 2001 (launched)
Release Price$302
ShopAmazon
General Specs
FamilyAthlon MP
LockedYes
Frequency1,533 MHz
Bus typeFSB
Bus speed133 MHz
Bus rate266 MT/s
Clock multiplier11.5
CPUID662
Microarchitecture
MicroarchitectureK7
PlatformAthlon MP
ChipsetAMD-760MP
Core NamePalomino
Core Family6
Core Model6
Core Stepping2
Process180 nm
Transistors37,500,000
TechnologyCMOS
Die128 mm²
Word Size32 bit
Cores1
Threads1
Max Memory4 GiB
Multiprocessing
Max SMP2-Way (Multiprocessor)
Electrical
Vcore1.75 V
TDP66 W
TDP (Typical)58.9 W
Tjunction0 °C – 95 °C
Tcase0 °C – 95 °C
Tstorage-40 °C – 100 °C
Packaging
PackageOPGA-453 (PGA)
Dimension49.53 mm x 49.53 mm x 1.942 mm
Pitch1.27 mm
Pins453
InterconnectSocket A (PGA-462)

The Athlon MP 1800+ (OPN AMP1800DMS3C) based on the Palomino core was a 32-bit x86 multiprocessor developed by AMD and introduced in late 2001 for the server and workstation market. This MPU operated at 1.53 GHz with a FSB transfer rate of 266 MT/s (x11.5 multiplier). This processor, which was based on the K7 microarchitecture, was manufactured on a mature 180 nm copper interconnect technology at AMD's Fab 30 in Dresden, Germany.

Cache[edit]

Main article: K7 § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$128 KiB
131,072 B
0.125 MiB
L1I$64 KiB
65,536 B
0.0625 MiB
1x64 KiB2-way set associative 
L1D$64 KiB
65,536 B
0.0625 MiB
1x64 KiB2-way set associative 
L2$256 KiB
0.25 MiB
262,144 B
2.441406e-4 GiB
  1x256 KiB16-way set associative 

Graphics[edit]

This MPU has no integrated graphics processing unit.

Features[edit]

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported x86 Extensions & Processor Features
MMXMMX Extension
EMMXExtended MMX Extension
3DNow!3DNow! Extension
E3DNow!Extended 3DNow! Extension
SSEStreaming SIMD Extensions
x86-1616-bit x86
x86-3232-bit x86
RealReal Mode
ProtectedProtected Mode
SMMSystem Management Mode
FPUIntegrated x87 FPU
SmartMPSmartMP Technology
  • Advanced Configuration and Power Interface
    • Halt State
    • Stop Grant State

Documents[edit]

Datasheets[edit]

Others[edit]

Retrieved from "https://en.wikichip.org/w/index.php?title=amd/athlon_mp/amp1800dms3c&oldid=69443"
Facts about "Athlon MP 1800+ - AMD"
RDF feed
has amd smartmp technologytrue +
has featureSmartMP Technology +, ACPI +, Halt State + and Stop Grant State +
has multiprocessing supporttrue +
l1$ size128 KiB (131,072 B, 0.125 MiB) +
l1d$ description2-way set associative +
l1d$ size64 KiB (65,536 B, 0.0625 MiB) +
l1i$ description2-way set associative +
l1i$ size64 KiB (65,536 B, 0.0625 MiB) +
l2$ description16-way set associative +
l2$ size0.25 MiB (256 KiB, 262,144 B, 2.441406e-4 GiB) +