From WikiChip
Difference between revisions of "qualcomm/msm6xxx/msm6300"
< qualcomm‎ | msm6xxx

m (Bot: moving all {{mpu}} to {{chip}})
 
(4 intermediate revisions by 2 users not shown)
Line 1: Line 1:
 
{{qualcomm title|MSM6300}}
 
{{qualcomm title|MSM6300}}
−
{{mpu
+
{{chip
 
| name                = Qualcomm MSM6300
 
| name                = Qualcomm MSM6300
−
| no image            = yes
+
| no image            =  
−
| image              =  
+
| image              = msm6300 hires.jpg
 
| image size          =  
 
| image size          =  
 
| caption            =  
 
| caption            =  
Line 84: Line 84:
 
| package 0 height    = 0.7 mm
 
| package 0 height    = 0.7 mm
 
}}
 
}}
−
'''MSM6300''' is a {{arch|32}} [[ARM]] [[baseband processor|baseband]] [[system-on-chip]] with [[3G]] wireless capabilities developed by [[Qualcomm]] and introduced in [[2002]] for the mobile market. This SoC was part of the {{qualcomm|MSM6xxx}} [[part of::Multimedia Platform]] offering support for more advanced features such as position-location services, video, audio, and gaming.
+
'''MSM6300''' is a {{arch|32}} [[ARM]] [[system-on-chip]] with [[3G]] wireless capabilities developed by [[Qualcomm]] and introduced in [[2002]] for the mobile market. This SoC was part of the {{qualcomm|MSM6xxx}} [[part of::Multimedia Platform]] offering support for more advanced features such as position-location services, video, audio, and gaming.
  
 
== Cache ==
 
== Cache ==
Line 120: Line 120:
  
 
== Digital Signal Processing ==
 
== Digital Signal Processing ==
−
* '''DPS:''' 2x [[dps processor::QDSP4000]] [[dps processor base frequency::73 MHz]]
+
* '''DSP:''' 2x [[dsp::QDSP4000]] [[dsp base frequency::73 MHz]]
  
 
== Expansions ==
 
== Expansions ==
Line 135: Line 135:
 
* MIDI Synthesizer (72 polyphony)
 
* MIDI Synthesizer (72 polyphony)
 
* Support for digital stereo output up to 48 kHz
 
* Support for digital stereo output up to 48 kHz
 +
 +
== Utilizing devices ==
 +
<!-- * [[used by::XXXXXXXXXXXXXXXX]] -->
 +
 +
{{expand list}}
 +
 +
== Diagram ==
 +
[[File:diagram msm6300.jpg|1000px]]
 +
 +
== Documents ==
 +
=== Datasheets ===
 +
* [[:File:diagram msm6300 cs.pdf|MSM6300 Diagram]]
 +
* [[:File:msm6300 chipset.pdf|MSM6300 Chipset]]
 +
 +
=== Other ===
 +
* [[:File:platform multimedia.pdf|Multimedia Platform Overview]]

Latest revision as of 15:32, 13 December 2017

Edit Values
Qualcomm MSM6300
msm6300 hires.jpg
General Info
DesignerQualcomm,
ARM Holdings
ManufacturerTSMC, IBM
Model NumberMSM6300
MarketMobile, Embedded
IntroductionMarch 20, 2001 (announced)
September 30, 2002 (launched)
General Specs
FamilyMSM6xxx
SeriesMSM
LockedYes
Bus typeAMBA 2
Microarchitecture
MicroarchitectureARM9
ChipsetMSM6xxx
Core NameARM926EJ-S
Process90 nm
TechnologyCMOS
Cores1
Threads1
Max Memory4 GiB
Max Address Mem0xFFFFFFFF
Multiprocessing
Max SMP1-Way (Uniprocessor)

MSM6300 is a 32-bit ARM system-on-chip with 3G wireless capabilities developed by Qualcomm and introduced in 2002 for the mobile market. This SoC was part of the MSM6xxx Multimedia Platform offering support for more advanced features such as position-location services, video, audio, and gaming.

Cache[edit]

Main article: ARM9 § Cache
Cache Info [Edit Values]
L1I$ 16 KiB
16,384 B
0.0156 MiB
1x16 KiB 4-way set associative
L1D$ 16 KiB
16,384 B
0.0156 MiB
1x16 KiB 4-way set associative

Wireless[edit]

Antu network-wireless-connected-100.svgWireless Communications
Cellular
2G
GSM Yes
GPRS Yes
cdmaOne
IS-95AYes
IS-95BYes
3G
CDMA2000
1XYes

Digital Signal Processing[edit]

  • DSP: 2x QDSP4000 73 MHz
    0.073 GHz
    73,000 kHz

Expansions[edit]

  • LCD: 18-bit, QCIF
    • Up to 176 pixels x 220 pixels resolution
  • USB: USB2.0 FS Peripheral
  • Camera: up to 1.3 megapixel
  • Bluetooth: BT 1.1
  • Video Codecs: MPEG-4, H.263 and RealNetworks
  • Audio Codecs: QCELP, EVRC, AMR-NB, AAC, aacPlus and RealNetworks
  • Hardware-based Image Signal Processor and JPEG encoder
  • gpsOne position-location capabilities
  • Removable User Identity Module (R-UIM)
  • MIDI Synthesizer (72 polyphony)
  • Support for digital stereo output up to 48 kHz

Utilizing devices[edit]

This list is incomplete; you can help by expanding it.

Diagram[edit]

diagram msm6300.jpg

Documents[edit]

Datasheets[edit]

Other[edit]

Retrieved from "https://en.wikichip.org/w/index.php?title=qualcomm/msm6xxx/msm6300&oldid=71182"
Facts about "MSM6300 - Qualcomm"
RDF feed
bus typeAMBA 2 +
chipsetMSM6xxx +
core count1 +
core nameARM926EJ-S +
designerQualcomm + and ARM Holdings +
dspQDSP4000 +
dsp base frequency73 MHz (0.073 GHz, 73,000 kHz) +
familyMSM6xxx +
first announcedMarch 20, 2001 +
first launchedSeptember 30, 2002 +
full page namequalcomm/msm6xxx/msm6300 +
has 2g supporttrue +
has 3g supporttrue +
has cdma2000 1x supporttrue +
has cdma2000 supporttrue +
has cdmaone supporttrue +
has gprs supporttrue +
has gsm supporttrue +
has is-95a supporttrue +
has is-95b supporttrue +
has locked clock multipliertrue +
instance ofmicroprocessor +
l1d$ description4-way set associative +
l1d$ size16 KiB (16,384 B, 0.0156 MiB) +
l1i$ description4-way set associative +
l1i$ size16 KiB (16,384 B, 0.0156 MiB) +
ldateSeptember 30, 2002 +
main imageFile:msm6300 hires.jpg +
manufacturerTSMC + and IBM +
market segmentMobile + and Embedded +
max cpu count1 +
max memory4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) +
max memory address0xFFFFFFFF +
microarchitectureARM9 +
model numberMSM6300 +
nameQualcomm MSM6300 +
part ofMultimedia Platform +
process90 nm (0.09 μm, 9.0e-5 mm) +
seriesMSM +
smp max ways1 +
technologyCMOS +
thread count1 +