Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "Template:multi-core processors info"
(initial box) |
(add links) |
||
| (9 intermediate revisions by 3 users not shown) | |||
| Line 1: | Line 1: | ||
| − | {| style="border: solid 1px #eeeedd | + | {| style="border: solid 1px #eeeedd; float: right; margin: 0 10px 10px 10px; font-size: 12px;" |
|- | |- | ||
| − | | style="text-align: center; background: #eeeedd; font-size: 16px;" colspan="2" | '''Multi-Core | + | | style="text-align: center; background: #eeeedd; font-size: 16px;" colspan="2" | '''Multi-Core CPUs''' |
|- | |- | ||
| − | | colspan="2" | + | | colspan="2" style="text-align: center;" | [[Many-Core Microprocessor|Many-Core]] |
| − | |||
|- | |- | ||
| − | | | + | | colspan="2" style="text-align: center;" | [[chip_multiprocessor|Multi-Core<!-- Microprocessor-->]] |
|- | |- | ||
| − | | [[dual-core]] | + | |{{collist |
| − | |- | + | | count = 4 |
| − | | [[ | + | | no-list-type = yes |
| − | |- | + | | |
| − | | [[ | + | * [[single-core|'''1''']] |
| − | |- | + | * [[dual-core|'''2''']] |
| − | | [[ | + | * [[tri-core|'''3''']] |
| − | |- | + | * [[quad-core|'''4''']] |
| − | | [[ | + | * [[penta-core|'''5''']] |
| − | |- | + | * [[hexa-core|'''6''']] |
| − | | [[ | + | * [[hepta-core|'''7''']] |
| − | |- | + | * [[octa-core|'''8''']] |
| − | | [[ | + | * [[nona-core|'''9''']] |
| − | + | * [[deca-core|'''10''']] | |
| + | * [[undeca-core|11]] | ||
| + | * [[dodeca-core|'''12''']] | ||
| + | * [[trideca-core|13]] | ||
| + | * [[tetradeca-core|'''14''']] | ||
| + | * [[pentadeca-core|15]] | ||
| + | * [[hexadeca-core|'''16''']] | ||
| + | * [[heptadeca-core|17]] | ||
| + | * [[octadeca-core|'''18''']] | ||
| + | * [[nonadeca-core|19]] | ||
| + | * [[icosa-core|'''20''']] | ||
| + | * [[henicosa-core|21]] | ||
| + | * [[docosa-core|'''22''']] | ||
| + | * [[tricosa-core|23]] | ||
| + | * [[tetracosa-core|'''24''']] | ||
| + | * [[pentacosa-core|25]] | ||
| + | * [[hexacosa-core|'''26''']] | ||
| + | * [[heptacosa-core|27]] | ||
| + | * [[octacosa-core|'''28''']] | ||
| + | * [[nоnacosa-core|29]] <!-- @ --> | ||
| + | * [[triaconta-core|'''30''']] | ||
| + | * [[32-core|'''32''']] <!-- dotriaconta-core --> | ||
| + | * [[40-core|'''40''']] <!-- tetraconta-core --> | ||
| + | * [[46-core|46]] <!-- hexatetraconta-core --> | ||
| + | * [[48-core|'''48''']] <!-- (-23?) octatetraconta-core --> | ||
| + | * [[56-core|56]] <!-- hexapentaconta-core --> | ||
| + | * [[nonacosa-core|'''64''']] <!-- (-29) tetrahexaconta-core --> | ||
| + | * [[octahexaconta-core|68]] | ||
| + | * [[doheptaconta-core|'''72''']] <!-- (-27) doheptaconta-core --> | ||
| + | * [[96-core|'''96''']] <!-- hexanonaconta-core --> | ||
| + | * [[hecta-core|100]] <!-- | ||
| + | * [[128-core|128]] (octacosahecta-core) | ||
| + | * [[256-core|256]] | ||
| + | * [[512-core|512]] --> | ||
| + | }} | ||
|} | |} | ||
Latest revision as of 16:52, 13 December 2024
| Multi-Core CPUs | |
| Many-Core | |
| Multi-Core | |