Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "amd/k6-iii/amd-k6-iii-400ahx"
(+cache) |
m (Bot: moving all {{mpu}} to {{chip}}) |
||
| (11 intermediate revisions by 4 users not shown) | |||
| Line 1: | Line 1: | ||
| − | {{amd title|K6-III/400AHX}} | + | {{amd title|AMD-K6-III/400AHX}} |
| − | {{ | + | {{chip |
| − | | name = K6-III/400AHX | + | | name = AMD-K6-III/400AHX |
| − | | no image = | + | | no image = |
| − | | image = | + | | image = AMD K6 3.jpg |
| image size = | | image size = | ||
| − | | caption = | + | | caption = Week 24, 1999 |
| designer = AMD | | designer = AMD | ||
| manufacturer = AMD | | manufacturer = AMD | ||
| − | | model number = K6-III/400AHX | + | | model number = AMD-K6-III/400AHX |
| − | | part number = K6-III/400AHX | + | | part number = AMD-K6-III/400AHX |
| − | |||
| part number 2 = | | part number 2 = | ||
| part number 3 = | | part number 3 = | ||
| + | | part number 4 = | ||
| market = Desktop | | market = Desktop | ||
| first announced = February 26, 1999 | | first announced = February 26, 1999 | ||
| Line 44: | Line 44: | ||
| thread count = 1 | | thread count = 1 | ||
| max cpus = 1 | | max cpus = 1 | ||
| − | | max memory = 4 | + | | max memory = 4 GiB |
| + | |||
| − | |||
| power = 26.80 W | | power = 26.80 W | ||
| v core = 2.4 V | | v core = 2.4 V | ||
| Line 76: | Line 76: | ||
| socket 0 2 type = PGA-321 | | socket 0 2 type = PGA-321 | ||
}} | }} | ||
| − | '''K6-III/400AHX''' is a {{arch|32}} [[x86]] desktop microprocessor designed by [[AMD]] and introduced in early [[1999]]. This MPU which was manufactured on a [[0.25 µm process]], based on {{amd|microarchitectures/k6-iii|K6-III microarchitecture}}, operated at 400 MHz with a bus of 100 MHz and a multiplier of 4. While default to a 100 MHz bus ([[Super 7]]), this model can also operate at the old [[Socket 7]] bus speed of 66 MHz (multiplier of 6). This processors had a maximum power dissipation rating of 26.8 W. | + | '''AMD-K6-III/400AHX''' is a {{arch|32}} [[x86]] desktop microprocessor designed by [[AMD]] and introduced in early [[1999]]. This MPU which was manufactured on a [[0.25 µm process]], based on {{amd|microarchitectures/k6-iii|K6-III microarchitecture}}, operated at 400 MHz with a bus of 100 MHz and a multiplier of 4. While default to a 100 MHz bus ([[Super 7]]), this model can also operate at the old [[Socket 7]] bus speed of 66 MHz (multiplier of 6). This processors had a maximum power dissipation rating of 26.8 W. |
== Cache == | == Cache == | ||
{{main|amd/microarchitectures/k6-iii#Memory_Hierarchy|l1=K6-III § Cache}} | {{main|amd/microarchitectures/k6-iii#Memory_Hierarchy|l1=K6-III § Cache}} | ||
| − | [[L3$]] can be 512 | + | [[L3$]] can be 512 KiB to 2 MiB, depending on manufacturer and [[motherboard]] model. L3$ is off-chip. |
{{cache info | {{cache info | ||
| − | |l1i cache=32 | + | |l1i cache=32 KiB |
| − | |l1i break=1x32 | + | |l1i break=1x32 KiB |
|l1i desc=2-way set associative | |l1i desc=2-way set associative | ||
|l1i extra= | |l1i extra= | ||
| − | |l1d cache=32 | + | |l1d cache=32 KiB |
| − | |l1d break=1x32 | + | |l1d break=1x32 KiB |
|l1d desc=2-way set associative | |l1d desc=2-way set associative | ||
|l1d extra= | |l1d extra= | ||
| − | |l2 cache=256 | + | |l2 cache=256 KiB |
| − | |l2 break=1x256 | + | |l2 break=1x256 KiB |
|l2 desc=4-way set associative | |l2 desc=4-way set associative | ||
|l2 extra=(shared) | |l2 extra=(shared) | ||
| Line 99: | Line 99: | ||
|l3 extra= | |l3 extra= | ||
}} | }} | ||
| + | |||
| + | == Graphics == | ||
| + | This SoC has no integrated graphics processing unit. | ||
| + | |||
| + | == Features == | ||
| + | {{x86 features | ||
| + | | mmx = Yes | ||
| + | | emmx = Yes | ||
| + | | 3dnow = Yes | ||
| + | | e3dnow = Yes | ||
| + | }} | ||
| + | * Auto-power down state | ||
| + | * Stop clock state | ||
| + | * Halt state | ||
Latest revision as of 15:09, 13 December 2017
| Edit Values | |
| AMD-K6-III/400AHX | |
 | |
| Week 24, 1999 | |
| General Info | |
| Designer | AMD |
| Manufacturer | AMD |
| Model Number | AMD-K6-III/400AHX |
| Part Number | AMD-K6-III/400AHX |
| Market | Desktop |
| Introduction | February 26, 1999 (announced) February 26, 1999 (launched) |
| Shop | Amazon |
| General Specs | |
| Family | K6-III |
| Series | K6-III Desktop |
| Frequency | 399.99 MHz |
| Bus type | FSB |
| Bus speed | 99.99 MHz |
| Bus rate | 99.99 MT/s |
| Clock multiplier | 4 |
| CPUID | 590 |
| Microarchitecture | |
| Microarchitecture | K6-III |
| Platform | Super 7 |
| Core Name | Sharptooth |
| Core Family | 5 |
| Core Model | 9 |
| Core Stepping | 0 |
| Process | 0.25 µm |
| Transistors | 21,300,000 |
| Technology | CMOS |
| Die | 118 mm² |
| Word Size | 32 bit |
| Cores | 1 |
| Threads | 1 |
| Max Memory | 4 GiB |
| Multiprocessing | |
| Max SMP | 1-Way (Uniprocessor) |
| Electrical | |
| Power dissipation | 26.80 W |
| Vcore | 2.4 V ± 0.1 V |
| VI/O | 3.3675 V ± 7% |
| Tcase | 0 °C – 65 °C |
| Tstorage | -65 °C – 150 °C |
AMD-K6-III/400AHX is a 32-bit x86 desktop microprocessor designed by AMD and introduced in early 1999. This MPU which was manufactured on a 0.25 µm process, based on K6-III microarchitecture, operated at 400 MHz with a bus of 100 MHz and a multiplier of 4. While default to a 100 MHz bus (Super 7), this model can also operate at the old Socket 7 bus speed of 66 MHz (multiplier of 6). This processors had a maximum power dissipation rating of 26.8 W.
Cache[edit]
- Main article: K6-III § Cache
L3$ can be 512 KiB to 2 MiB, depending on manufacturer and motherboard model. L3$ is off-chip.
| Cache Info [Edit Values] | ||
| L1I$ | 32 KiB 32,768 B 0.0313 MiB |
1x32 KiB 2-way set associative |
| L1D$ | 32 KiB 32,768 B 0.0313 MiB |
1x32 KiB 2-way set associative |
| L2$ | 256 KiB 0.25 MiB 262,144 B 2.441406e-4 GiB |
1x256 KiB 4-way set associative (shared) |
Graphics[edit]
This SoC has no integrated graphics processing unit.
Features[edit]
[Edit/Modify Supported Features]
 |
Supported x86 Extensions & Processor Features
|
|||||||
|
||||||||
- Auto-power down state
- Stop clock state
- Halt state
Facts about "AMD-K6-III/400AHX - AMD"
| l1d$ description | 2-way set associative + |
| l1i$ description | 2-way set associative + |
| l2$ description | 4-way set associative + |