From WikiChip
Difference between revisions of "intel/microarchitectures/penryn (client)"
m (At32Hz moved page intel/microarchitectures/penryn to intel/microarchitectures/penryn (client)) |
|||
(8 intermediate revisions by 4 users not shown) | |||
Line 1: | Line 1: | ||
{{intel title|Penryn|arch}} | {{intel title|Penryn|arch}} | ||
{{microarchitecture | {{microarchitecture | ||
+ | | atype = CPU | ||
| name = Penryn | | name = Penryn | ||
| designer = Intel | | designer = Intel | ||
Line 7: | Line 8: | ||
| phase-out = September, 2008 | | phase-out = September, 2008 | ||
| process = 45 nm | | process = 45 nm | ||
− | + | |isa=x86-64 | |
| succession = Yes | | succession = Yes | ||
| predecessor = Core | | predecessor = Core | ||
Line 15: | Line 16: | ||
}} | }} | ||
'''Penryn''' was the [[microarchitecture]] for [[Intel]]'s [[45 nm process]] for desktops and servers as a successor to {{\\|Core}}. Penryn was replaced by the {{\\|Nehalem}} microarchitecture in late 2008. | '''Penryn''' was the [[microarchitecture]] for [[Intel]]'s [[45 nm process]] for desktops and servers as a successor to {{\\|Core}}. Penryn was replaced by the {{\\|Nehalem}} microarchitecture in late 2008. | ||
+ | |||
+ | [[File:Dunnington.jpg|thumb|right|{{intel|Dunnington|l=core}} wafer]] | ||
+ | |||
+ | |||
+ | == Die Shot == | ||
+ | |||
+ | ===Dual-core Penryn 3MB=== | ||
+ | * 3MB L2 cache | ||
+ | * 81 mm² | ||
+ | * 274,000,000 transistors | ||
+ | * [[45 nm process]] | ||
+ | * 2 cores | ||
+ | |||
+ | : [[File:intel penryn core duo die shot 3mb.jpeg|300px]] | ||
+ | |||
+ | |||
+ | ===Dual-core Penryn 6MB=== | ||
+ | * 6MB L2 cache | ||
+ | * 107 mm² | ||
+ | * 410,000,000 transistors | ||
+ | * [[45 nm process]] | ||
+ | * 2 cores | ||
+ | |||
+ | : [[File:intel penryn core duo die shot.jpeg|300px]] | ||
+ | |||
+ | |||
+ | ===Hexa-core Penryn=== | ||
+ | * 503 mm² | ||
+ | * 1,900,000,000 transistors | ||
+ | * [[45 nm process]] | ||
+ | * 6 cores | ||
+ | |||
+ | : [[File:intel Penryn dunnington die shot.jpeg|700px]] |
Latest revision as of 21:08, 9 March 2018
Edit Values | |
Penryn µarch | |
General Info | |
Arch Type | CPU |
Designer | Intel |
Manufacturer | Intel |
Introduction | November, 2007 |
Phase-out | September, 2008 |
Process | 45 nm |
Instructions | |
ISA | x86-64 |
Succession | |
Penryn was the microarchitecture for Intel's 45 nm process for desktops and servers as a successor to Core. Penryn was replaced by the Nehalem microarchitecture in late 2008.
![](/w/images/thumb/0/09/Dunnington.jpg/300px-Dunnington.jpg)
Dunnington wafer
Die Shot[edit]
Dual-core Penryn 3MB[edit]
- 3MB L2 cache
- 81 mm²
- 274,000,000 transistors
- 45 nm process
- 2 cores
Dual-core Penryn 6MB[edit]
- 6MB L2 cache
- 107 mm²
- 410,000,000 transistors
- 45 nm process
- 2 cores
Hexa-core Penryn[edit]
- 503 mm²
- 1,900,000,000 transistors
- 45 nm process
- 6 cores