From WikiChip
Difference between revisions of "annapurna labs/graviton/graviton4"
< annapurna labs

(Referencing Neoverse-V2 Software Optimization Guide, V2 has 4x128b SVE, not 2x256b SVE. https://developer.arm.com/documentation/109898/0300/?lang=en)
 
(2 intermediate revisions by one other user not shown)
Line 6: Line 6:
 
|designer=Annapurna Labs
 
|designer=Annapurna Labs
 
|manufacturer=TSMC
 
|manufacturer=TSMC
−
|model number=Graviton4
+
|model number=ALC14C00
 
|part number=ALC14C00
 
|part number=ALC14C00
 
|market=Server
 
|market=Server
Line 12: Line 12:
 
|first launched=November 28, 2023
 
|first launched=November 28, 2023
 
|family=Graviton
 
|family=Graviton
 +
|frequency=2.8 GHz
 
|isa=ARMv9.0-A
 
|isa=ARMv9.0-A
 
|isa family=ARM
 
|isa family=ARM
 
|microarch=Neoverse V2
 
|microarch=Neoverse V2
 +
|core name=Neoverse V2
 +
|process=4 nm
 
|technology=CMOS
 
|technology=CMOS
 
|mcp=Yes
 
|mcp=Yes
Line 26: Line 29:
 
|predecessor=Graviton3
 
|predecessor=Graviton3
 
|predecessor link=annapurna_labs/graviton/graviton3
 
|predecessor link=annapurna_labs/graviton/graviton3
 +
|predecessor 2=Graviton2
 +
|predecessor 2 link=annapurna_labs/graviton/graviton2
 +
|predecessor 3=Graviton
 +
|predecessor 3 link=annapurna_labs/graviton/graviton
 
}}
 
}}
−
'''AWS Graviton4''' ('''Alpine ALC14C00''') is a [[hexanonaconta-core]] [[ARMv9]] multiprocessor designed by [[Amazon]] ([[Annapurna Labs]]) for Amazon's own infrastructure. Graviton4 is a [[5 nm]](?) 7-chiplet design SoC based on the Arm [[CMN-700 mesh interconnect]] and [[Neoverse V2]] core microarchitecture. This chip supports dodeca-channel DDR5-5600 ECC memory along with 96 lanes of PCIe 5.0.
+
'''AWS Graviton 4''' (''Alpine ALC14C00'') is a [[hexanonaconta-core]] [[ARMv9]] multiprocessor designed by [[Amazon]] ([[Annapurna Labs]]) for Amazon's own infrastructure.  
 +
 
 +
[[Graviton 4]] is a [[5 nm]] 7-chiplet design SoC based on the Arm [[CMN-700]] mesh interconnect and [[Neoverse V2]] [[microarchitecture]].  
 +
:This chip supports dodeca-channel DDR5-5600 ECC memory along with 96 lanes of PCIe 5.0.
 +
 
 +
{{see also|Annapurna Labs|Neoverse}}
  
 
== Overview ==
 
== Overview ==
−
This 4th-generation server processor was first announced during Amazon's AWS re:Invent [[2023]] by Adam Selipsky in his keynote. The general rollout for the Graviton4 chip in the AWS data center occurred in early 2024. These processors are offered as part of Amazon's EC2 instances.
+
This 4th-generation server processor was first announced during Amazon's AWS re:Invent [[2023]] by Adam Selipsky in his keynote. The general rollout for the [[Graviton 4]] chip in the AWS data center occurred in early [[2024]]. These processors are offered as part of Amazon's EC2 instances.
  
−
Graviton4 features a 7-chiplet design similar to its predecessor, {{\\|Graviton3}}. This chip features 96 cores, 50% more than the prior generation. The core implementation was updated to Arm's {{armh|Neoverse V2}} microarchitecture with 2x256b [[Scalable Vector Extension|SVE]] support, also bringing support up to [[Armv9.0]] ISA for the first time. The chip supports up to 12 channels for DDR5 ECC DIMMs with data rates of up to 5600 MT/s. The Graviton4 tripled the number of PCIe lanes to 96 lanes of PCIe 5.0.
+
[[Graviton 4]] features a 7-chiplet design similar to its predecessor, [[Graviton 3]]. This chip features 96 cores, 50% more than the prior generation. The core implementation was updated to Arm's {{armh|Neoverse V2}} microarchitecture with 4x 128b [[Scalable Vector Extension|SVE]] support, also bringing support up to [[Armv9.0]] ISA for the first time. The chip supports up to 12 channels for DDR5 ECC DIMMs with data rates of up to 5600 MT/s. The [[Graviton 4]] tripled the number of PCIe lanes to 96 lanes of PCIe 5.0.
 +
 
 +
The [[Graviton 4]] is the first chip from the Graviton family to feature multiprocessing support. The chip introduced dual-socket support with full coherency for up to 192 vCPUs and DDR5 channels on a single server. The [[Graviton 4]] also expanded encryption support to the new multi-socket coherency links as well as to the Nitro cards interfaces. The full platform can be configured to run in a number of modes that can potentially offer additional power saving: two non-coherent virtual systems, one coherent virtual system, two metal systems, or one metal system.
 +
 
 +
=== Packaging ===
 
[[File:graviton4 layout.png|thumb|left]]
 
[[File:graviton4 layout.png|thumb|left]]
−
The Graviton4 is the first chip from the Graviton family to feature multiprocessing support. The chip introduced dual-socket support with full coherency for up to 192 vCPUs and DDR5 channels on a single server. The Graviton4 also expanded encryption support to the new multi-socket coherency links as well as to the Nitro cards interfaces. The full platform can be configured to run in a number of modes that can potentially offer additional power saving: two non-coherent virtual systems, one coherent virtual system, two metal systems, or one metal system.
 
  
−
{{clear|left}}[[File:graviton4 sockets.png|thumb|right]] [[File:graviton4 server.png|thumb|right]] [[File:graviton4 held.png|thumb|right]]
+
The [[Graviton 4]] features a 7-chiplet architecture similar in design to the [[Graviton 3]]. The compute SoC die sits in the middle with DDR4 memory controller dies and 2 PCIe controller dies. Each DDR memory controller features support for 3 memory channels - two dies to the east and two dies to the west for a total of 6 memory channels on each side. There are two PCIe controller dies - one to the north and one to the south of the chip.  
−
=== Packaging ===
+
 
−
The Graviton4 features a 7-chiplet architecture similar in design to the Graviton3. The compute SoC die sits in the middle with 4 DDR memory controller dies and 2 PCIe controller dies. Each DDR memory controller features support for 3 memory channels - two dies to the east and two dies to the west for a total of 6 memory channels on each side. There are two PCIe controller dies - one to the north and one to the south of the chip. The four DDR memory controller dies are interconnected with the SoC via embedded silicon bridges in the package.Unlike the {{\\|Graviton3}}, the two PCIe controller dies are not abutting the compute SoC die and are no longer controller via an embedded bridge in the package.
+
The four DDR memory controller dies are interconnected with the SoC via embedded silicon bridges in the package. Unlike the {{\\|Graviton3}}, the two PCIe controller dies are not abutting the compute SoC die and are no longer controller via an embedded bridge in the package.
 +
 
 +
{{clear}}[[File:graviton4 held.png|thumb]]
 +
[[File:graviton4 sockets.png|thumb|left]]
 +
[[File:graviton4 server.png|thumb|left]]
 +
{{clear}}
  
 
== Cache ==
 
== Cache ==
Line 75: Line 95:
 
| pcie config 3      = x4
 
| pcie config 3      = x4
 
}}
 
}}
 +
 +
== Models ==
 +
*[[Graviton 1]]: 16 nm, 16× Cortex-A72 (ARMv8), @2.3GHz, a1.metal (Q4 2018)
 +
*[[Graviton 2]]: 7 nm, 64× Neoverse N1 (ARMv8.2-A), 8× DDR4-3200, 2.5GHz, PCIe 4.0, r6g.metal (Q4 2019)
 +
*[[Graviton 3]]: 5 nm, 64× Neoverse V1 (ARMv8.4-A), 8× DDR5-4800, 2.6GHz, PCIe 5.0, r7g.metal (Q4 2021)
 +
*[[Graviton 4]]: 4 nm, 96× Neoverse V2 (ARMv9.0-A), 12× DDR5-5600, 2.8GHz, PCIe 5.0, r8g.metal-24xl (Q4 2023)

Latest revision as of 11:38, 24 February 2025

Edit Values
AWS Graviton4
graviton4.png
Graviton4 Package Front
General Info
DesignerAnnapurna Labs
ManufacturerTSMC
Model NumberALC14C00
Part NumberALC14C00
MarketServer
IntroductionNovember 28, 2023 (announced)
November 28, 2023 (launched)
General Specs
FamilyGraviton
Frequency2.8 GHz
Microarchitecture
ISAARMv9.0-A (ARM)
MicroarchitectureNeoverse V2
Core NameNeoverse V2
Process4 nm
TechnologyCMOS
MCPYes (7 dies)
Word Size64 bit
Cores96
Threads96
Multiprocessing
Max SMP2-Way (Multiprocessor)
InterconnectCCIX
Interconnect Links3
Succession

AWS Graviton 4 (Alpine ALC14C00) is a hexanonaconta-core ARMv9 multiprocessor designed by Amazon (Annapurna Labs) for Amazon's own infrastructure.

Graviton 4 is a 5 nm 7-chiplet design SoC based on the Arm CMN-700 mesh interconnect and Neoverse V2 microarchitecture.

This chip supports dodeca-channel DDR5-5600 ECC memory along with 96 lanes of PCIe 5.0.
See also: Annapurna Labs and Neoverse


Overview[edit]

This 4th-generation server processor was first announced during Amazon's AWS re:Invent 2023 by Adam Selipsky in his keynote. The general rollout for the Graviton 4 chip in the AWS data center occurred in early 2024. These processors are offered as part of Amazon's EC2 instances.

Graviton 4 features a 7-chiplet design similar to its predecessor, Graviton 3. This chip features 96 cores, 50% more than the prior generation. The core implementation was updated to Arm's Neoverse V2 microarchitecture with 4x 128b SVE support, also bringing support up to Armv9.0 ISA for the first time. The chip supports up to 12 channels for DDR5 ECC DIMMs with data rates of up to 5600 MT/s. The Graviton 4 tripled the number of PCIe lanes to 96 lanes of PCIe 5.0.

The Graviton 4 is the first chip from the Graviton family to feature multiprocessing support. The chip introduced dual-socket support with full coherency for up to 192 vCPUs and DDR5 channels on a single server. The Graviton 4 also expanded encryption support to the new multi-socket coherency links as well as to the Nitro cards interfaces. The full platform can be configured to run in a number of modes that can potentially offer additional power saving: two non-coherent virtual systems, one coherent virtual system, two metal systems, or one metal system.

Packaging[edit]

graviton4 layout.png

The Graviton 4 features a 7-chiplet architecture similar in design to the Graviton 3. The compute SoC die sits in the middle with DDR4 memory controller dies and 2 PCIe controller dies. Each DDR memory controller features support for 3 memory channels - two dies to the east and two dies to the west for a total of 6 memory channels on each side. There are two PCIe controller dies - one to the north and one to the south of the chip.

The four DDR memory controller dies are interconnected with the SoC via embedded silicon bridges in the package. Unlike the Graviton3, the two PCIe controller dies are not abutting the compute SoC die and are no longer controller via an embedded bridge in the package.

graviton4 held.png
graviton4 sockets.png
graviton4 server.png

Cache[edit]

Main article: Neoverse V2 § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$12 MiB
12,288 KiB
12,582,912 B
L1I$6 MiB
6,144 KiB
6,291,456 B
96x64 KiB  
L1D$6 MiB
6,144 KiB
6,291,456 B
96x64 KiB  
L2$192 MiB
196,608 KiB
201,326,592 B
0.188 GiB
  96x2 MiB  

Memory controller[edit]

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeDDR5-5600
Supports ECCYes
Controllers4
Channels12
Max Bandwidth537.6 GB/s
500.679 GiB/s
512,695.313 MiB/s
537,600 MB/s
0.489 TiB/s
0.538 TB/s
Bandwidth
Single 44.8 GB/s
Double 89.6 GB/s
Quad 179.2 GB/s
Octa 358.4 GB/s

Expansions[edit]

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIe
Revision5.0
Max Lanes96
Configsx16, x8, x4


Models[edit]

  • Graviton 1: 16 nm, 16× Cortex-A72 (ARMv8), @2.3GHz, a1.metal (Q4 2018)
  • Graviton 2: 7 nm, 64× Neoverse N1 (ARMv8.2-A), 8× DDR4-3200, 2.5GHz, PCIe 4.0, r6g.metal (Q4 2019)
  • Graviton 3: 5 nm, 64× Neoverse V1 (ARMv8.4-A), 8× DDR5-4800, 2.6GHz, PCIe 5.0, r7g.metal (Q4 2021)
  • Graviton 4: 4 nm, 96× Neoverse V2 (ARMv9.0-A), 12× DDR5-5600, 2.8GHz, PCIe 5.0, r8g.metal-24xl (Q4 2023)
Retrieved from "https://en.wikichip.org/w/index.php?title=annapurna_labs/graviton/graviton4&oldid=102851"
Facts about "AWS Graviton4 - Annapurna Labs (Amazon)"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
AWS Graviton4 - Annapurna Labs (Amazon)#io +
base frequency2,800 MHz (2.8 GHz, 2,800,000 kHz) +
core count96 +
core nameNeoverse V2 +
designerAnnapurna Labs +
die count7 +
familyGraviton +
first announcedNovember 28, 2023 +
first launchedNovember 28, 2023 +
full page nameannapurna labs/graviton/graviton4 +
has ecc memory supporttrue +
instance ofmicroprocessor +
is multi-chip packagetrue +
isaARMv9.0-A +
isa familyARM +
l1$ size12,288 KiB (12,582,912 B, 12 MiB) +
l1d$ size6,144 KiB (6,291,456 B, 6 MiB) +
l1i$ size6,144 KiB (6,291,456 B, 6 MiB) +
l2$ size192 MiB (196,608 KiB, 201,326,592 B, 0.188 GiB) +
ldateNovember 28, 2023 +
main imageFile:graviton4.png +
main image captionGraviton4 Package Front +
manufacturerTSMC +
market segmentServer +
max cpu count2 +
max memory bandwidth500.679 GiB/s (512,695.313 MiB/s, 537.6 GB/s, 537,600 MB/s, 0.489 TiB/s, 0.538 TB/s) +
max memory channels12 +
max pcie lanes96 +
microarchitectureNeoverse V2 +
model numberALC14C00 +
nameAWS Graviton4 +
part numberALC14C00 +
process4 nm (0.004 μm, 4.0e-6 mm) +
smp interconnectCache Coherent Interconnect for Accelerators (CCIX) +
smp interconnect links3 +
smp max ways2 +
supported memory typeDDR5-5600 +
technologyCMOS +
thread count96 +
word size64 bit (8 octets, 16 nibbles) +