From WikiChip
Difference between revisions of "nervana/nnp/nnp-t 1400"
< nervana‎ | nnp

Line 28: Line 28:
 
}}
 
}}
 
'''NNP-T 1400''' is a [[neural processor]] designed by [[Intel Nervana]] and introduced in late 2019. Fabricated on TSMC [[16 nm process]] based on the {{nervana|Spring Crest|l=arch}} microarchitecture, the NNP-T 1400 has the full 24 {{nervana|Spring Crest#Tensor Processing Cluster (TPC)|TPCs|l=arch}} enabled along with 60 MiB of scratchpad memory and operates at up to 1.1 GHz. This chip comes in an [[OPC OAM|OAM]] [[accelerator card]] form factor and incorporates 32 GiB of [[HBM2]] memory. This NPU exposes 16 {{nervana|Spring Crest#InterChip Link (ICL)|inter-chip links|l=arch}} for scale-out capabilities.
 
'''NNP-T 1400''' is a [[neural processor]] designed by [[Intel Nervana]] and introduced in late 2019. Fabricated on TSMC [[16 nm process]] based on the {{nervana|Spring Crest|l=arch}} microarchitecture, the NNP-T 1400 has the full 24 {{nervana|Spring Crest#Tensor Processing Cluster (TPC)|TPCs|l=arch}} enabled along with 60 MiB of scratchpad memory and operates at up to 1.1 GHz. This chip comes in an [[OPC OAM|OAM]] [[accelerator card]] form factor and incorporates 32 GiB of [[HBM2]] memory. This NPU exposes 16 {{nervana|Spring Crest#InterChip Link (ICL)|inter-chip links|l=arch}} for scale-out capabilities.
 +
[[File:spring crest mezzanine card (front).png|thumb|right|NNP-T 1300 [[OCP OAM|Mezzanine Card]].]]
 +
 +
== Peak Performance ==
 +
The NNP-T 1400 comes in an [[OCP OAM]] mezzanine card  which enables support for various topologies including [[ring topology|ring]], [[hybrid cube mesh]], and [[fully connected]].
 +
 +
== Cache ==
 +
{{main|nervana/microarchitectures/spring_crest#Memory_Hierarchy|l1=Spring Crest § Cache}}
 +
* 55 MiB of tightly-coupled scratchpad memory
 +
** 22 x 2.5 MiB/core
 +
 +
== Memory controller ==
 +
{{memory controller
 +
|type=HBM2-2400
 +
|ecc=Yes
 +
|max mem=32 GiB
 +
|controllers=4
 +
|channels=32
 +
|max bandwidth=1.2288 TB/s
 +
}}
 +
 +
== Interconnect Topology ==
 +
The NNP-T 1300 comes in a dual-slot standard PCIe 4.0 card which enables support for only the ring topology. Chips are interconnected using the 16 available {{nervana|Spring Crest#InterChip Link (ICL)|inter-chip links|l=arch}}.
 +
 +
== Product Brief ==
 +
* [[:File:16433-1 NNP-announce NNP-T brief v4.3.pdf|Intel NNP-T Product Brief]]

Revision as of 01:35, 1 February 2020

Edit Values
NNP-T 1400
spring crest package (front).png
NPU with 4 HBM2 stacks
General Info
DesignerIntel
ManufacturerTSMC
Model NumberNNP-T 1400
MarketServer
IntroductionNovember 12, 2019 (announced)
November 12, 2019 (launched)
ShopAmazon
General Specs
FamilyNNP
SeriesNNP-T
Frequency1,100 MHz
Microarchitecture
MicroarchitectureSpring Crest
Process16 nm
Transistors27,000,000,000
TechnologyCMOS
Die680 mm²
Cores24
Max Memory32 GiB
Multiprocessing
InterconnectInterChip Link
Interconnect Links16
Interconnect Rate28 GT/s
Electrical
Power dissipation175 W
Packaging
PackageFCBGA-3325 (FCBGA)
Dimension60 mm × 60 mm
Contacts3325
spring crest package (back).png

NNP-T 1400 is a neural processor designed by Intel Nervana and introduced in late 2019. Fabricated on TSMC 16 nm process based on the Spring Crest microarchitecture, the NNP-T 1400 has the full 24 TPCs enabled along with 60 MiB of scratchpad memory and operates at up to 1.1 GHz. This chip comes in an OAM accelerator card form factor and incorporates 32 GiB of HBM2 memory. This NPU exposes 16 inter-chip links for scale-out capabilities.

NNP-T 1300 Mezzanine Card.

Peak Performance

The NNP-T 1400 comes in an OCP OAM mezzanine card which enables support for various topologies including ring, hybrid cube mesh, and fully connected.

Cache

Main article: Spring Crest § Cache
  • 55 MiB of tightly-coupled scratchpad memory
    • 22 x 2.5 MiB/core

Memory controller

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeHBM2-2400
Supports ECCYes
Max Mem32 GiB
Controllers4
Channels32
Max Bandwidth1.2288 TB/s
1,144.409 GiB/s
1,171,875 MiB/s
1,228.8 GB/s
1,228,800 MB/s
1.118 TiB/s

Interconnect Topology

The NNP-T 1300 comes in a dual-slot standard PCIe 4.0 card which enables support for only the ring topology. Chips are interconnected using the 16 available inter-chip links.

Product Brief

Retrieved from "https://en.wikichip.org/w/index.php?title=nervana/nnp/nnp-t_1400&oldid=95690"
Facts about "NNP-T 1400 - Intel Nervana"
RDF feed
back imageFile:spring crest package (back).png +
base frequency1,100 MHz (1.1 GHz, 1,100,000 kHz) +
core count24 +
designerIntel +
die area680 mm² (1.054 in², 6.8 cm², 680,000,000 µm²) +
familyNNP +
first announcedNovember 12, 2019 +
first launchedNovember 12, 2019 +
full page namenervana/nnp/nnp-t 1400 +
has ecc memory supporttrue +
instance ofmicroprocessor +
ldateNovember 12, 2019 +
main imageFile:spring crest package (front).png +
main image captionNPU with 4 HBM2 stacks +
manufacturerTSMC +
market segmentServer +
max memory32,768 MiB (33,554,432 KiB, 34,359,738,368 B, 32 GiB, 0.0313 TiB) +
max memory bandwidth1,144.409 GiB/s (1,171,875 MiB/s, 1,228.8 GB/s, 1,228,800 MB/s, 1.118 TiB/s, 1.229 TB/s) +
max memory channels32 +
microarchitectureSpring Crest +
model numberNNP-T 1400 +
nameNNP-T 1400 +
packageFCBGA-3325 +
power dissipation175 W (175,000 mW, 0.235 hp, 0.175 kW) +
process16 nm (0.016 μm, 1.6e-5 mm) +
seriesNNP-T +
smp interconnectInterChip Link +
smp interconnect links16 +
smp interconnect rate28 GT/s +
supported memory typeHBM2-2400 +
technologyCMOS +
transistor count27,000,000,000 +