From WikiChip
Difference between revisions of "intel/xeon silver/4116"
m (Bot: Automated text replacement (-skylake#Memory_Hierarchy +skylake_(server)#Memory_Hierarchy)) |
|||
(9 intermediate revisions by 3 users not shown) | |||
Line 1: | Line 1: | ||
{{intel title|Xeon Silver 4116}} | {{intel title|Xeon Silver 4116}} | ||
− | {{ | + | {{chip |
|name=Xeon Silver 4116 | |name=Xeon Silver 4116 | ||
|image=skylake sp (basic).png | |image=skylake sp (basic).png | ||
Line 10: | Line 10: | ||
|s-spec=SR3HQ | |s-spec=SR3HQ | ||
|s-spec qs=QN1J | |s-spec qs=QN1J | ||
− | |||
|market=Server | |market=Server | ||
|first announced=July 11, 2017 | |first announced=July 11, 2017 | ||
Line 35: | Line 34: | ||
|core count=12 | |core count=12 | ||
|thread count=24 | |thread count=24 | ||
+ | |max memory=768 GiB | ||
|max cpus=2 | |max cpus=2 | ||
− | | | + | |smp interconnect=UPI |
+ | |smp interconnect links=2 | ||
+ | |smp interconnect rate=9.6 GT/s | ||
|tdp=85 W | |tdp=85 W | ||
|tcase min=0 °C | |tcase min=0 °C | ||
|tcase max=76 °C | |tcase max=76 °C | ||
− | |package | + | |dts min=0 °C |
+ | |dts max=87 °C | ||
+ | |package name 1=intel,fclga_3647 | ||
+ | |successor=Xeon Silver 4216 | ||
+ | |successor link=intel/xeon_silver/4216 | ||
}} | }} | ||
'''Xeon Silver 4116''' is a {{arch|64}} [[dodeca-core]] [[x86]] dual-socket mid-range performance server microprocessor introduced by [[Intel]] in mid-2017. The Silver 4116, which is based on the server configuration of the {{intel|Skylake (server)|Skylake|l=arch}} microarchitecture and is manufactured on a [[14 nm process]], sports 1 {{x86|AVX-512}} [[FMA]] unit as well as two {{intel|Ultra Path Interconnect}} links. This microprocessor, which operates at 2.1 GHz with a TDP of 85 W and a {{intel|turbo boost}} frequency of up to 3 GHz, supports up 768 GiB of hexa-channel DDR4-2400 ECC memory. | '''Xeon Silver 4116''' is a {{arch|64}} [[dodeca-core]] [[x86]] dual-socket mid-range performance server microprocessor introduced by [[Intel]] in mid-2017. The Silver 4116, which is based on the server configuration of the {{intel|Skylake (server)|Skylake|l=arch}} microarchitecture and is manufactured on a [[14 nm process]], sports 1 {{x86|AVX-512}} [[FMA]] unit as well as two {{intel|Ultra Path Interconnect}} links. This microprocessor, which operates at 2.1 GHz with a TDP of 85 W and a {{intel|turbo boost}} frequency of up to 3 GHz, supports up 768 GiB of hexa-channel DDR4-2400 ECC memory. | ||
Line 221: | Line 227: | ||
|freq_avx512_11=1,400 MHz | |freq_avx512_11=1,400 MHz | ||
|freq_avx512_12=1,400 MHz | |freq_avx512_12=1,400 MHz | ||
+ | }} | ||
+ | |||
+ | == Benchmarks == | ||
+ | {{benchmarks main | ||
+ | | | ||
+ | {{benchmark entry|type=spec_cpu2017|test_link=https://www.spec.org/cpu2017/results/res2017q4/cpu2017-20171017-00171.html|test_timestamp=2017-10-16 10:03:34-0400|chip_count=2|core_count=24|thread_count=24|vendor=HPE|system=ProLiant DL380 Gen10 (2.10 GHz, Intel Xeon Silver 4116)|SPECspeed2017_int_base=7.07|SPECspeed2017_int_peak=}} | ||
+ | {{benchmark entry|type=spec_cpu2017|test_link=https://www.spec.org/cpu2017/results/res2017q4/cpu2017-20171017-00175.html|test_timestamp=2017-10-14 18:46:59-0400|chip_count=2|core_count=24|copies_count=48|vendor=HPE|system=ProLiant DL380 Gen10 (2.10 GHz, Intel Xeon Silver 4116)|SPECrate2017_fp_base=118|SPECrate2017_fp_peak=}} | ||
+ | {{benchmark entry|type=spec_cpu2017|test_link=https://www.spec.org/cpu2017/results/res2017q4/cpu2017-20171017-00179.html|test_timestamp=2017-10-16 13:13:54-0400|chip_count=2|core_count=24|thread_count=24|vendor=HPE|system=ProLiant DL380 Gen10 (2.10 GHz, Intel Xeon Silver 4116)|SPECspeed2017_fp_base=76.4|SPECspeed2017_fp_peak=}} | ||
+ | {{benchmark entry|type=spec_cpu2017|test_link=https://www.spec.org/cpu2017/results/res2017q4/cpu2017-20171017-00183.html|test_timestamp=2017-10-15 04:42:31-0400|chip_count=2|core_count=24|copies_count=48|vendor=HPE|system=ProLiant DL380 Gen10 (2.10 GHz, Intel Xeon Silver 4116)|SPECrate2017_int_base=108|SPECrate2017_int_peak=}} | ||
+ | {{benchmark entry|type=spec_cpu2017|test_link=https://www.spec.org/cpu2017/results/res2017q4/cpu2017-20171031-00355.html|test_timestamp=2017-10-12 19:53:58-0400|chip_count=2|core_count=24|copies_count=48|vendor=HPE|system=ProLiant DL360 Gen10 (2.10 GHz, Intel Xeon Silver 4116)|SPECrate2017_fp_base=116|SPECrate2017_fp_peak=}} | ||
+ | {{benchmark entry|type=spec_cpu2017|test_link=https://www.spec.org/cpu2017/results/res2017q4/cpu2017-20171031-00441.html|test_timestamp=2017-10-12 07:39:10-0400|chip_count=2|core_count=24|thread_count=24|vendor=HPE|system=ProLiant DL360 Gen10 (2.10 GHz, Intel Xeon Silver 4116)|SPECspeed2017_int_base=7.08|SPECspeed2017_int_peak=}} | ||
+ | {{benchmark entry|type=spec_cpu2017|test_link=https://www.spec.org/cpu2017/results/res2017q4/cpu2017-20171031-00443.html|test_timestamp=2017-10-12 10:49:31-0400|chip_count=2|core_count=24|thread_count=24|vendor=HPE|system=ProLiant DL360 Gen10 (2.10 GHz, Intel Xeon Silver 4116)|SPECspeed2017_fp_base=76.4|SPECspeed2017_fp_peak=}} | ||
+ | {{benchmark entry|type=spec_cpu2017|test_link=https://www.spec.org/cpu2017/results/res2017q4/cpu2017-20171031-00470.html|test_timestamp=2017-10-12 14:10:04-0400|chip_count=2|core_count=24|copies_count=48|vendor=HPE|system=ProLiant DL360 Gen10 (2.10 GHz, Intel Xeon Silver 4116)|SPECrate2017_int_base=109|SPECrate2017_int_peak=}} | ||
}} | }} | ||
[[Category:microprocessor models by intel based on skylake high core count die]] | [[Category:microprocessor models by intel based on skylake high core count die]] |
Latest revision as of 12:16, 29 December 2019
Edit Values | |
Xeon Silver 4116 | |
![]() | |
General Info | |
Designer | Intel |
Manufacturer | Intel |
Model Number | 4116 |
Part Number | BX806734116, CD8067303567200 |
S-Spec | SR3HQ QN1J (QS) |
Market | Server |
Introduction | July 11, 2017 (announced) July 11, 2017 (launched) |
Release Price | $1002.00 |
Shop | Amazon |
General Specs | |
Family | Xeon Silver |
Series | 4000 |
Locked | Yes |
Frequency | 2,100 MHz |
Turbo Frequency | 3,000 MHz (1 core) |
Clock multiplier | 21 |
CPUID | 0x50654 |
Microarchitecture | |
ISA | x86-64 (x86) |
Microarchitecture | Skylake (server) |
Platform | Purley |
Chipset | Lewisburg |
Core Name | Skylake SP |
Core Family | 6 |
Core Stepping | M0 |
Process | 14 nm |
Technology | CMOS |
Word Size | 64 bit |
Cores | 12 |
Threads | 24 |
Max Memory | 768 GiB |
Multiprocessing | |
Max SMP | 2-Way (Multiprocessor) |
Interconnect | UPI |
Interconnect Links | 2 |
Interconnect Rate | 9.6 GT/s |
Electrical | |
TDP | 85 W |
Tcase | 0 °C – 76 °C |
TDTS | 0 °C – 87 °C |
Packaging | |
Package | FCLGA-3647 (FCLGA) |
Dimension | 76.16 mm × 56.6 mm |
Pitch | 0.8585 mm × 0.9906 mm |
Contacts | 3647 |
Socket | Socket P, LGA-3647 |
Succession | |
Xeon Silver 4116 is a 64-bit dodeca-core x86 dual-socket mid-range performance server microprocessor introduced by Intel in mid-2017. The Silver 4116, which is based on the server configuration of the Skylake microarchitecture and is manufactured on a 14 nm process, sports 1 AVX-512 FMA unit as well as two Ultra Path Interconnect links. This microprocessor, which operates at 2.1 GHz with a TDP of 85 W and a turbo boost frequency of up to 3 GHz, supports up 768 GiB of hexa-channel DDR4-2400 ECC memory.
Cache[edit]
- Main article: Skylake § Cache
![]() |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||||||||||||||
|
Memory controller[edit]
![]() |
Integrated Memory Controller
|
|||||||||||||
|
Expansions[edit]
![]() |
Expansion Options
|
|||||||
|
Features[edit]
[Edit/Modify Supported Features]
Frequencies[edit]
- See also: Intel's CPU Frequency Behavior
Mode | Base | Turbo Frequency/Active Cores | |||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|---|---|
1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | ||
Normal | 2,100 MHz | 3,000 MHz | 3,000 MHz | 2,800 MHz | 2,800 MHz | 2,700 MHz | 2,700 MHz | 2,700 MHz | 2,700 MHz | 2,400 MHz | 2,400 MHz | 2,400 MHz | 2,400 MHz |
AVX2 | 1,700 MHz | 2,900 MHz | 2,900 MHz | 2,700 MHz | 2,700 MHz | 2,400 MHz | 2,400 MHz | 2,400 MHz | 2,400 MHz | 2,100 MHz | 2,100 MHz | 2,100 MHz | 2,100 MHz |
AVX512 | 1,100 MHz | 1,800 MHz | 1,800 MHz | 1,600 MHz | 1,600 MHz | 1,500 MHz | 1,500 MHz | 1,500 MHz | 1,500 MHz | 1,400 MHz | 1,400 MHz | 1,400 MHz | 1,400 MHz |
Benchmarks[edit]
Test: SPEC CPU2017
Tested: 2017-10-16 10:03:34-0400
Chips: 2, Cores: 24, Threads: 24
Vendor: HPE
System: ProLiant DL380 Gen10 (2.10 GHz, Intel Xeon Silver 4116)
Tested: 2017-10-16 10:03:34-0400
Chips: 2, Cores: 24, Threads: 24
![benchmarks.svg](/w/images/thumb/b/b8/benchmarks.svg/64px-benchmarks.svg.png)
System: ProLiant DL380 Gen10 (2.10 GHz, Intel Xeon Silver 4116)
SPECspeed2017_int_base: 7.07
Test: SPEC CPU2017
Tested: 2017-10-14 18:46:59-0400
Chips: 2, Cores: 24, Copies: 48
Vendor: HPE
System: ProLiant DL380 Gen10 (2.10 GHz, Intel Xeon Silver 4116)
Tested: 2017-10-14 18:46:59-0400
Chips: 2, Cores: 24, Copies: 48
![benchmarks.svg](/w/images/thumb/b/b8/benchmarks.svg/64px-benchmarks.svg.png)
System: ProLiant DL380 Gen10 (2.10 GHz, Intel Xeon Silver 4116)
SPECrate2017_fp_base: 118
Test: SPEC CPU2017
Tested: 2017-10-16 13:13:54-0400
Chips: 2, Cores: 24, Threads: 24
Vendor: HPE
System: ProLiant DL380 Gen10 (2.10 GHz, Intel Xeon Silver 4116)
Tested: 2017-10-16 13:13:54-0400
Chips: 2, Cores: 24, Threads: 24
![benchmarks.svg](/w/images/thumb/b/b8/benchmarks.svg/64px-benchmarks.svg.png)
System: ProLiant DL380 Gen10 (2.10 GHz, Intel Xeon Silver 4116)
SPECspeed2017_fp_base: 76.4
Test: SPEC CPU2017
Tested: 2017-10-15 04:42:31-0400
Chips: 2, Cores: 24, Copies: 48
Vendor: HPE
System: ProLiant DL380 Gen10 (2.10 GHz, Intel Xeon Silver 4116)
Tested: 2017-10-15 04:42:31-0400
Chips: 2, Cores: 24, Copies: 48
![benchmarks.svg](/w/images/thumb/b/b8/benchmarks.svg/64px-benchmarks.svg.png)
System: ProLiant DL380 Gen10 (2.10 GHz, Intel Xeon Silver 4116)
SPECrate2017_int_base: 108
Test: SPEC CPU2017
Tested: 2017-10-12 19:53:58-0400
Chips: 2, Cores: 24, Copies: 48
Vendor: HPE
System: ProLiant DL360 Gen10 (2.10 GHz, Intel Xeon Silver 4116)
Tested: 2017-10-12 19:53:58-0400
Chips: 2, Cores: 24, Copies: 48
![benchmarks.svg](/w/images/thumb/b/b8/benchmarks.svg/64px-benchmarks.svg.png)
System: ProLiant DL360 Gen10 (2.10 GHz, Intel Xeon Silver 4116)
SPECrate2017_fp_base: 116
Test: SPEC CPU2017
Tested: 2017-10-12 07:39:10-0400
Chips: 2, Cores: 24, Threads: 24
Vendor: HPE
System: ProLiant DL360 Gen10 (2.10 GHz, Intel Xeon Silver 4116)
Tested: 2017-10-12 07:39:10-0400
Chips: 2, Cores: 24, Threads: 24
![benchmarks.svg](/w/images/thumb/b/b8/benchmarks.svg/64px-benchmarks.svg.png)
System: ProLiant DL360 Gen10 (2.10 GHz, Intel Xeon Silver 4116)
SPECspeed2017_int_base: 7.08
Test: SPEC CPU2017
Tested: 2017-10-12 10:49:31-0400
Chips: 2, Cores: 24, Threads: 24
Vendor: HPE
System: ProLiant DL360 Gen10 (2.10 GHz, Intel Xeon Silver 4116)
Tested: 2017-10-12 10:49:31-0400
Chips: 2, Cores: 24, Threads: 24
![benchmarks.svg](/w/images/thumb/b/b8/benchmarks.svg/64px-benchmarks.svg.png)
System: ProLiant DL360 Gen10 (2.10 GHz, Intel Xeon Silver 4116)
SPECspeed2017_fp_base: 76.4
Test: SPEC CPU2017
Tested: 2017-10-12 14:10:04-0400
Chips: 2, Cores: 24, Copies: 48
Vendor: HPE
System: ProLiant DL360 Gen10 (2.10 GHz, Intel Xeon Silver 4116)
Tested: 2017-10-12 14:10:04-0400
Chips: 2, Cores: 24, Copies: 48
![benchmarks.svg](/w/images/thumb/b/b8/benchmarks.svg/64px-benchmarks.svg.png)
System: ProLiant DL360 Gen10 (2.10 GHz, Intel Xeon Silver 4116)
SPECrate2017_int_base: 109
Facts about "Xeon Silver 4116 - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Xeon Silver 4116 - Intel#io +, Xeon Silver 4116 - Intel +, Xeon Silver 4116 - Intel +, Xeon Silver 4116 - Intel +, Xeon Silver 4116 - Intel +, Xeon Silver 4116 - Intel +, Xeon Silver 4116 - Intel +, Xeon Silver 4116 - Intel + and Xeon Silver 4116 - Intel + |
base frequency | 2,100 MHz (2.1 GHz, 2,100,000 kHz) + |
chipset | Lewisburg + |
clock multiplier | 21 + |
core count | 12 + |
core family | 6 + |
core name | Skylake SP + |
core stepping | M0 + |
cpuid | 0x50654 + |
designer | Intel + |
family | Xeon Silver + |
first announced | July 11, 2017 + |
first launched | July 11, 2017 + |
full page name | intel/xeon silver/4116 + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has advanced vector extensions 512 | true + |
has ecc memory support | true + |
has extended page tables support | true + |
has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Vector Extensions 512 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Speed Shift Technology +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Extended Page Tables + and Transactional Synchronization Extensions + |
has intel enhanced speedstep technology | true + |
has intel speed shift technology | true + |
has intel trusted execution technology | true + |
has intel turbo boost technology 2 0 | true + |
has intel vpro technology | true + |
has intel vt-x technology | true + |
has locked clock multiplier | true + |
has second level address translation support | true + |
has simultaneous multithreading | true + |
has transactional synchronization extensions | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
isa | x86-64 + |
isa family | x86 + |
l1$ size | 768 KiB (786,432 B, 0.75 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 384 KiB (393,216 B, 0.375 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 384 KiB (393,216 B, 0.375 MiB) + |
l2$ description | 16-way set associative + |
l2$ size | 12 MiB (12,288 KiB, 12,582,912 B, 0.0117 GiB) + |
l3$ description | 11-way set associative + |
l3$ size | 16.5 MiB (16,896 KiB, 17,301,504 B, 0.0161 GiB) + |
ldate | July 11, 2017 + |
main image | ![]() |
manufacturer | Intel + |
market segment | Server + |
max case temperature | 349.15 K (76 °C, 168.8 °F, 628.47 °R) + |
max cpu count | 2 + |
max dts temperature | 87 °C + |
max memory | 786,432 MiB (805,306,368 KiB, 824,633,720,832 B, 768 GiB, 0.75 TiB) + |
max memory bandwidth | 107.3 GiB/s (109,875.2 MiB/s, 115.212 GB/s, 115,212.498 MB/s, 0.105 TiB/s, 0.115 TB/s) + |
max memory channels | 6 + |
max pcie lanes | 48 + |
microarchitecture | Skylake (server) + |
min case temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
min dts temperature | 0 °C + |
model number | 4116 + |
name | Xeon Silver 4116 + |
package | FCLGA-3647 + |
part number | BX806734116 + and CD8067303567200 + |
platform | Purley + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
release price | $ 1,002.00 (€ 901.80, £ 811.62, ¥ 103,536.66) + |
s-spec | SR3HQ + |
s-spec (qs) | QN1J + |
series | 4000 + |
smp interconnect | UPI + |
smp interconnect links | 2 + |
smp interconnect rate | 9.6 GT/s + |
smp max ways | 2 + |
socket | Socket P + and LGA-3647 + |
supported memory type | DDR4-2400 + |
tdp | 85 W (85,000 mW, 0.114 hp, 0.085 kW) + |
technology | CMOS + |
thread count | 24 + |
turbo frequency (1 core) | 3,000 MHz (3 GHz, 3,000,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |