From WikiChip
Difference between revisions of "intel/xeon gold/6144"
(→Cache) |
|||
(17 intermediate revisions by 5 users not shown) | |||
Line 1: | Line 1: | ||
{{intel title|Xeon Gold 6144}} | {{intel title|Xeon Gold 6144}} | ||
− | {{ | + | {{chip |
|name=Xeon Gold 6144 | |name=Xeon Gold 6144 | ||
|image=skylake sp (basic).png | |image=skylake sp (basic).png | ||
Line 6: | Line 6: | ||
|manufacturer=Intel | |manufacturer=Intel | ||
|model number=6144 | |model number=6144 | ||
+ | |part number=CD8067303657302 | ||
+ | |part number 2=CD8067303843000 | ||
+ | |s-spec=SR3MB | ||
+ | |s-spec 2=SR3TR | ||
+ | |s-spec qs=QN7D | ||
|market=Server | |market=Server | ||
|first announced=July 11, 2017 | |first announced=July 11, 2017 | ||
|first launched=July 11, 2017 | |first launched=July 11, 2017 | ||
+ | |release price=$2925.00 | ||
|family=Xeon Gold | |family=Xeon Gold | ||
− | |series= | + | |series=6100 |
|locked=Yes | |locked=Yes | ||
|frequency=3,500 MHz | |frequency=3,500 MHz | ||
Line 17: | Line 23: | ||
|isa=x86-64 | |isa=x86-64 | ||
|isa family=x86 | |isa family=x86 | ||
− | |microarch=Skylake | + | |microarch=Skylake (server) |
|platform=Purley | |platform=Purley | ||
|chipset=Lewisburg | |chipset=Lewisburg | ||
|core name=Skylake SP | |core name=Skylake SP | ||
|core family=6 | |core family=6 | ||
+ | |core stepping=H0 | ||
|process=14 nm | |process=14 nm | ||
|technology=CMOS | |technology=CMOS | ||
Line 27: | Line 34: | ||
|core count=8 | |core count=8 | ||
|thread count=16 | |thread count=16 | ||
+ | |max memory=768 GiB | ||
|max cpus=4 | |max cpus=4 | ||
− | | | + | |smp interconnect=UPI |
+ | |smp interconnect links=3 | ||
+ | |smp interconnect rate=10.4 GT/s | ||
|tdp=150 W | |tdp=150 W | ||
− | |package | + | |tcase min=0 °C |
+ | |tcase max=75 °C | ||
+ | |dts min=0 °C | ||
+ | |dts max=102 °C | ||
+ | |package name 1=intel,fclga_3647 | ||
+ | |successor=Xeon Gold 6244 | ||
+ | |successor link=intel/xeon_gold/6244 | ||
}} | }} | ||
− | '''Xeon Gold 6144''' is a {{arch|64}} [[octa-core]] [[x86]] multi-socket high performance server microprocessor introduced by [[Intel]] in mid-2017. This chip supports up to 4-way multiprocessing. The Gold 6144, which is based on the server configuration of the {{intel|Skylake|l=arch}} microarchitecture and is manufactured on a [[14 nm process|14 nm+ process]], sports 2 {{x86|AVX-512}} [[FMA]] units as well as three {{intel|Ultra Path Interconnect}} links. This microprocessor, which operates at 3.5 GHz with a TDP of 150 W and a {{intel|turbo boost}} frequency of up to 4.2 GHz, supports up 768 GiB of hexa-channel DDR4-2666 ECC memory. | + | '''Xeon Gold 6144''' is a {{arch|64}} [[octa-core]] [[x86]] multi-socket high performance server microprocessor introduced by [[Intel]] in mid-2017. This chip supports up to 4-way multiprocessing. The Gold 6144, which is based on the server configuration of the {{intel|Skylake (server)|Skylake|l=arch}} microarchitecture and is manufactured on a [[14 nm process|14 nm+ process]], sports 2 {{x86|AVX-512}} [[FMA]] units as well as three {{intel|Ultra Path Interconnect}} links. This microprocessor, which operates at 3.5 GHz with a TDP of 150 W and a {{intel|turbo boost}} frequency of up to 4.2 GHz, supports up 768 GiB of hexa-channel DDR4-2666 ECC memory. |
== Cache == | == Cache == | ||
− | {{main|intel/microarchitectures/ | + | {{main|intel/microarchitectures/skylake_(server)#Memory_Hierarchy|l1=Skylake § Cache}} |
The Xeon Gold 6144 features a considerably larger non-default 24.75 MiB of [[L3]], a size that would normally be found on an 18-core part. | The Xeon Gold 6144 features a considerably larger non-default 24.75 MiB of [[L3]], a size that would normally be found on an 18-core part. | ||
{{cache size | {{cache size | ||
Line 171: | Line 187: | ||
|xfr=No | |xfr=No | ||
}} | }} | ||
+ | |||
+ | == Frequencies == | ||
+ | {{see also|intel/frequency_behavior|l1=Intel's CPU Frequency Behavior}} | ||
+ | {{frequency table | ||
+ | |freq_base=3,500 MHz | ||
+ | |freq_1=4,200 MHz | ||
+ | |freq_2=4,200 MHz | ||
+ | |freq_3=4,100 MHz | ||
+ | |freq_4=4,100 MHz | ||
+ | |freq_5=4,100 MHz | ||
+ | |freq_6=4,100 MHz | ||
+ | |freq_7=4,100 MHz | ||
+ | |freq_8=4,100 MHz | ||
+ | |freq_avx2_base=2,800 MHz | ||
+ | |freq_avx2_1=3,600 MHz | ||
+ | |freq_avx2_2=3,600 MHz | ||
+ | |freq_avx2_3=3,500 MHz | ||
+ | |freq_avx2_4=3,500 MHz | ||
+ | |freq_avx2_5=3,500 MHz | ||
+ | |freq_avx2_6=3,500 MHz | ||
+ | |freq_avx2_7=3,500 MHz | ||
+ | |freq_avx2_8=3,500 MHz | ||
+ | |freq_avx512_base=2,200 MHz | ||
+ | |freq_avx512_1=3,500 MHz | ||
+ | |freq_avx512_2=3,500 MHz | ||
+ | |freq_avx512_3=3,300 MHz | ||
+ | |freq_avx512_4=3,300 MHz | ||
+ | |freq_avx512_5=2,800 MHz | ||
+ | |freq_avx512_6=2,800 MHz | ||
+ | |freq_avx512_7=2,800 MHz | ||
+ | |freq_avx512_8=2,800 MHz | ||
+ | }} | ||
+ | |||
+ | == Benchmarks == | ||
+ | {{benchmarks main | ||
+ | | | ||
+ | {{benchmark entry|type=spec_cpu2017|test_link=https://www.spec.org/cpu2017/results/res2017q4/cpu2017-20171016-00107.html|test_timestamp=2017-10-09 05:36:02-0400|chip_count=4|core_count=32|copies_count=64|vendor=Dell Inc.|system=PowerEdge R940 (Intel Xeon Gold 6144, 3.50 GHz)|SPECrate2017_fp_base=260|SPECrate2017_fp_peak=267}} | ||
+ | {{benchmark entry|type=spec_cpu2017|test_link=https://www.spec.org/cpu2017/results/res2017q4/cpu2017-20171016-00109.html|test_timestamp=2017-10-08 20:30:10-0400|chip_count=4|core_count=32|thread_count=32|vendor=Dell Inc.|system=PowerEdge R940 (Intel Xeon Gold 6144, 3.50 GHz)|SPECspeed2017_fp_base=135|SPECspeed2017_fp_peak=137}} | ||
+ | {{benchmark entry|type=spec_cpu2017|test_link=https://www.spec.org/cpu2017/results/res2017q4/cpu2017-20171016-00111.html|test_timestamp=2017-10-08 15:52:41-0400|chip_count=4|core_count=32|thread_count=32|vendor=Dell Inc.|system=PowerEdge R940 (Intel Xeon Gold 6144, 3.50 GHz)|SPECspeed2017_int_base=9.76|SPECspeed2017_int_peak=10}} | ||
+ | {{benchmark entry|type=spec_cpu2017|test_link=https://www.spec.org/cpu2017/results/res2017q4/cpu2017-20171016-00112.html|test_timestamp=2017-10-08 22:30:28-0400|chip_count=4|core_count=32|copies_count=64|vendor=Dell Inc.|system=PowerEdge R940 (Intel Xeon Gold 6144, 3.50 GHz)|SPECrate2017_int_base=230|SPECrate2017_int_peak=245}} | ||
+ | }} | ||
+ | |||
+ | [[Category:microprocessor models by intel based on skylake extreme core count die]] |
Latest revision as of 01:45, 29 December 2019
Edit Values | |
Xeon Gold 6144 | |
![]() | |
General Info | |
Designer | Intel |
Manufacturer | Intel |
Model Number | 6144 |
Part Number | CD8067303657302, CD8067303843000 |
S-Spec | SR3MB, SR3TR QN7D (QS) |
Market | Server |
Introduction | July 11, 2017 (announced) July 11, 2017 (launched) |
Release Price | $2925.00 |
Shop | Amazon |
General Specs | |
Family | Xeon Gold |
Series | 6100 |
Locked | Yes |
Frequency | 3,500 MHz |
Turbo Frequency | 4,200 MHz (1 core) |
Clock multiplier | 35 |
Microarchitecture | |
ISA | x86-64 (x86) |
Microarchitecture | Skylake (server) |
Platform | Purley |
Chipset | Lewisburg |
Core Name | Skylake SP |
Core Family | 6 |
Core Stepping | H0 |
Process | 14 nm |
Technology | CMOS |
Word Size | 64 bit |
Cores | 8 |
Threads | 16 |
Max Memory | 768 GiB |
Multiprocessing | |
Max SMP | 4-Way (Multiprocessor) |
Interconnect | UPI |
Interconnect Links | 3 |
Interconnect Rate | 10.4 GT/s |
Electrical | |
TDP | 150 W |
Tcase | 0 °C – 75 °C |
TDTS | 0 °C – 102 °C |
Packaging | |
Package | FCLGA-3647 (FCLGA) |
Dimension | 76.16 mm × 56.6 mm |
Pitch | 0.8585 mm × 0.9906 mm |
Contacts | 3647 |
Socket | Socket P, LGA-3647 |
Succession | |
Xeon Gold 6144 is a 64-bit octa-core x86 multi-socket high performance server microprocessor introduced by Intel in mid-2017. This chip supports up to 4-way multiprocessing. The Gold 6144, which is based on the server configuration of the Skylake microarchitecture and is manufactured on a 14 nm+ process, sports 2 AVX-512 FMA units as well as three Ultra Path Interconnect links. This microprocessor, which operates at 3.5 GHz with a TDP of 150 W and a turbo boost frequency of up to 4.2 GHz, supports up 768 GiB of hexa-channel DDR4-2666 ECC memory.
Cache[edit]
- Main article: Skylake § Cache
The Xeon Gold 6144 features a considerably larger non-default 24.75 MiB of L3, a size that would normally be found on an 18-core part.
![]() |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||||||||||||||
|
Memory controller[edit]
![]() |
Integrated Memory Controller
|
|||||||||||||
|
Expansions[edit]
![]() |
Expansion Options
|
|||||||
|
Features[edit]
[Edit/Modify Supported Features]
![]() |
Supported x86 Extensions & Processor Features
|
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
Frequencies[edit]
- See also: Intel's CPU Frequency Behavior
Mode | Base | Turbo Frequency/Active Cores | |||||||
---|---|---|---|---|---|---|---|---|---|
1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | ||
Normal | 3,500 MHz | 4,200 MHz | 4,200 MHz | 4,100 MHz | 4,100 MHz | 4,100 MHz | 4,100 MHz | 4,100 MHz | 4,100 MHz |
AVX2 | 2,800 MHz | 3,600 MHz | 3,600 MHz | 3,500 MHz | 3,500 MHz | 3,500 MHz | 3,500 MHz | 3,500 MHz | 3,500 MHz |
AVX512 | 2,200 MHz | 3,500 MHz | 3,500 MHz | 3,300 MHz | 3,300 MHz | 2,800 MHz | 2,800 MHz | 2,800 MHz | 2,800 MHz |
Benchmarks[edit]
Test: SPEC CPU2017
Tested: 2017-10-09 05:36:02-0400
Chips: 4, Cores: 32, Copies: 64
Vendor: Dell Inc.
System: PowerEdge R940 (Intel Xeon Gold 6144, 3.50 GHz)
Tested: 2017-10-09 05:36:02-0400
Chips: 4, Cores: 32, Copies: 64
![benchmarks.svg](/w/images/thumb/b/b8/benchmarks.svg/64px-benchmarks.svg.png)
System: PowerEdge R940 (Intel Xeon Gold 6144, 3.50 GHz)
SPECrate2017_fp_base: 260
SPECrate2017_fp_peak: 267
Test: SPEC CPU2017
Tested: 2017-10-08 20:30:10-0400
Chips: 4, Cores: 32, Threads: 32
Vendor: Dell Inc.
System: PowerEdge R940 (Intel Xeon Gold 6144, 3.50 GHz)
Tested: 2017-10-08 20:30:10-0400
Chips: 4, Cores: 32, Threads: 32
![benchmarks.svg](/w/images/thumb/b/b8/benchmarks.svg/64px-benchmarks.svg.png)
System: PowerEdge R940 (Intel Xeon Gold 6144, 3.50 GHz)
SPECspeed2017_fp_base: 135
SPECspeed2017_fp_peak: 137
Test: SPEC CPU2017
Tested: 2017-10-08 15:52:41-0400
Chips: 4, Cores: 32, Threads: 32
Vendor: Dell Inc.
System: PowerEdge R940 (Intel Xeon Gold 6144, 3.50 GHz)
Tested: 2017-10-08 15:52:41-0400
Chips: 4, Cores: 32, Threads: 32
![benchmarks.svg](/w/images/thumb/b/b8/benchmarks.svg/64px-benchmarks.svg.png)
System: PowerEdge R940 (Intel Xeon Gold 6144, 3.50 GHz)
SPECspeed2017_int_base: 9.76
SPECspeed2017_int_peak: 10
Test: SPEC CPU2017
Tested: 2017-10-08 22:30:28-0400
Chips: 4, Cores: 32, Copies: 64
Vendor: Dell Inc.
System: PowerEdge R940 (Intel Xeon Gold 6144, 3.50 GHz)
Tested: 2017-10-08 22:30:28-0400
Chips: 4, Cores: 32, Copies: 64
![benchmarks.svg](/w/images/thumb/b/b8/benchmarks.svg/64px-benchmarks.svg.png)
System: PowerEdge R940 (Intel Xeon Gold 6144, 3.50 GHz)
SPECrate2017_int_base: 230
SPECrate2017_int_peak: 245
Facts about "Xeon Gold 6144 - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Xeon Gold 6144 - Intel#io +, Xeon Gold 6144 - Intel +, Xeon Gold 6144 - Intel +, Xeon Gold 6144 - Intel + and Xeon Gold 6144 - Intel + |
base frequency | 3,500 MHz (3.5 GHz, 3,500,000 kHz) + |
chipset | Lewisburg + |
clock multiplier | 35 + |
core count | 8 + |
core family | 6 + |
core name | Skylake SP + |
core stepping | H0 + |
designer | Intel + |
family | Xeon Gold + |
first announced | July 11, 2017 + |
first launched | July 11, 2017 + |
full page name | intel/xeon gold/6144 + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has advanced vector extensions 512 | true + |
has ecc memory support | true + |
has extended page tables support | true + |
has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Vector Extensions 512 +, Advanced Encryption Standard Instruction Set Extension +, Hyper-Threading Technology +, Turbo Boost Technology 2.0 +, Enhanced SpeedStep Technology +, Speed Shift Technology +, Trusted Execution Technology +, Intel vPro Technology +, Intel VT-x +, Intel VT-d +, Extended Page Tables + and Transactional Synchronization Extensions + |
has intel enhanced speedstep technology | true + |
has intel speed shift technology | true + |
has intel trusted execution technology | true + |
has intel turbo boost technology 2 0 | true + |
has intel vpro technology | true + |
has intel vt-d technology | true + |
has intel vt-x technology | true + |
has locked clock multiplier | true + |
has second level address translation support | true + |
has simultaneous multithreading | true + |
has transactional synchronization extensions | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
isa | x86-64 + |
isa family | x86 + |
l1$ size | 512 KiB (524,288 B, 0.5 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 256 KiB (262,144 B, 0.25 MiB) + |
l2$ description | 16-way set associative + |
l2$ size | 8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) + |
l3$ description | 11-way set associative + |
l3$ size | 24.75 MiB (25,344 KiB, 25,952,256 B, 0.0242 GiB) + |
ldate | July 11, 2017 + |
main image | ![]() |
manufacturer | Intel + |
market segment | Server + |
max case temperature | 348.15 K (75 °C, 167 °F, 626.67 °R) + |
max cpu count | 4 + |
max dts temperature | 102 °C + |
max memory | 786,432 MiB (805,306,368 KiB, 824,633,720,832 B, 768 GiB, 0.75 TiB) + |
max memory bandwidth | 119.21 GiB/s (122,071.04 MiB/s, 128.001 GB/s, 128,000.763 MB/s, 0.116 TiB/s, 0.128 TB/s) + |
max memory channels | 6 + |
max pcie lanes | 48 + |
microarchitecture | Skylake (server) + |
min case temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
min dts temperature | 0 °C + |
model number | 6144 + |
name | Xeon Gold 6144 + |
package | FCLGA-3647 + |
part number | CD8067303657302 + and CD8067303843000 + |
platform | Purley + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
release price | $ 2,925.00 (€ 2,632.50, £ 2,369.25, ¥ 302,240.25) + |
s-spec | SR3MB + and SR3TR + |
s-spec (qs) | QN7D + |
series | 6100 + |
smp interconnect | UPI + |
smp interconnect links | 3 + |
smp interconnect rate | 10.4 GT/s + |
smp max ways | 4 + |
socket | Socket P + and LGA-3647 + |
supported memory type | DDR4-2666 + |
tdp | 150 W (150,000 mW, 0.201 hp, 0.15 kW) + |
technology | CMOS + |
thread count | 16 + |
turbo frequency (1 core) | 4,200 MHz (4.2 GHz, 4,200,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |