Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "arm holdings/microarchitectures/poseidon"
(Poseidon) |
(Zeus → Poseidon) |
||
| (6 intermediate revisions by 2 users not shown) | |||
| Line 2: | Line 2: | ||
{{microarchitecture | {{microarchitecture | ||
|atype=CPU | |atype=CPU | ||
| − | |name= | + | |name=Poseidon |
|designer=ARM Holdings | |designer=ARM Holdings | ||
|manufacturer=TSMC | |manufacturer=TSMC | ||
| − | |process | + | |introduction=2021 |
| + | |process=5 nm | ||
|oooe=Yes | |oooe=Yes | ||
|speculative=Yes | |speculative=Yes | ||
| Line 14: | Line 15: | ||
'''Poseidon''' is the successor to {{\\|Zeus}}, a high-performance [[ARM]] [[microarchitecture]] designed by [[ARM Holdings]] for the server market. This microarchitecture is designed as a synthesizable [[IP core]] and is sold to other semiconductor companies to be implemented in their own chips. | '''Poseidon''' is the successor to {{\\|Zeus}}, a high-performance [[ARM]] [[microarchitecture]] designed by [[ARM Holdings]] for the server market. This microarchitecture is designed as a synthesizable [[IP core]] and is sold to other semiconductor companies to be implemented in their own chips. | ||
| + | == History == | ||
| + | [[File:arm server roadmap techcon 2018.jpg|thumb|right|Arm's server roadmap.]] | ||
| + | Poseidon was first announced by Drew Henry, Arm’s SVP and GM of Infrastructure Business Unit, at his TechCon 2018 keynote. | ||
| + | == Release Dates == | ||
| + | Poseidon is expected to show up in products around 2021. | ||
| + | |||
| + | == Process Technology == | ||
| + | Poseidon specifically designed takes advantage of the power and area advantages of the [[5nm process]]. | ||
| + | |||
| + | == Architecture == | ||
{{future information}} | {{future information}} | ||
| + | === Key changes from {{\\|Zeus}} === | ||
| + | * [[5 nm process]] (from [[7nm]]) | ||
| + | {{expand list}} | ||
| + | |||
| + | == Bibliography == | ||
| + | * Drew Henry keynote, TechCon 2018 keynote. | ||
Latest revision as of 03:38, 29 August 2019
| Edit Values | |
| Poseidon µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | ARM Holdings |
| Manufacturer | TSMC |
| Introduction | 2021 |
| Process | 5 nm |
| Pipeline | |
| OoOE | Yes |
| Speculative | Yes |
| Reg Renaming | Yes |
| Succession | |
Poseidon is the successor to Zeus, a high-performance ARM microarchitecture designed by ARM Holdings for the server market. This microarchitecture is designed as a synthesizable IP core and is sold to other semiconductor companies to be implemented in their own chips.
Contents
History[edit]
Poseidon was first announced by Drew Henry, Arm’s SVP and GM of Infrastructure Business Unit, at his TechCon 2018 keynote.
Release Dates[edit]
Poseidon is expected to show up in products around 2021.
Process Technology[edit]
Poseidon specifically designed takes advantage of the power and area advantages of the 5nm process.
Architecture[edit]
 |
Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release. |
Key changes from Zeus[edit]
- 5 nm process (from 7nm)
This list is incomplete; you can help by expanding it.
Bibliography[edit]
- Drew Henry keynote, TechCon 2018 keynote.
Facts about "Poseidon - Microarchitectures - ARM"
| codename | Poseidon + |
| designer | ARM Holdings + |
| first launched | 2021 + |
| full page name | arm holdings/microarchitectures/poseidon + |
| instance of | microarchitecture + |
| manufacturer | TSMC + |
| microarchitecture type | CPU + |
| name | Poseidon + |
| process | 5 nm (0.005 μm, 5.0e-6 mm) + |