From WikiChip
Difference between revisions of "intel/microarchitectures/snow ridge"
(snow ridge) |
|||
Line 8: | Line 8: | ||
|process=10 nm | |process=10 nm | ||
|isa=x86-64 | |isa=x86-64 | ||
+ | |successor=Tanner Ridge | ||
+ | |successor link=intel/microarchitectures/tanner_ridge | ||
}} | }} | ||
'''Snow Ridge''' ('''SNR''') is a [[10 nm]] [[microarchitecture]] for servers and edge computing designed by [[Intel]]. SNR is planned to be introduced in late 2019. | '''Snow Ridge''' ('''SNR''') is a [[10 nm]] [[microarchitecture]] for servers and edge computing designed by [[Intel]]. SNR is planned to be introduced in late 2019. |
Latest revision as of 00:25, 21 July 2019
Edit Values | |
Snow Ridge µarch | |
General Info | |
Arch Type | CPU |
Designer | Intel |
Manufacturer | Intel |
Introduction | 2019 |
Process | 10 nm |
Instructions | |
ISA | x86-64 |
Succession | |
Snow Ridge (SNR) is a 10 nm microarchitecture for servers and edge computing designed by Intel. SNR is planned to be introduced in late 2019.
Process Technology[edit]
Snow Ridge is planned for Intel's 10 nm process.
Architecture[edit]
This list is incomplete; you can help by expanding it.
Facts about "Snow Ridge - Microarchitectures - Intel"
codename | Snow Ridge + |
designer | Intel + |
first launched | 2019 + |
full page name | intel/microarchitectures/snow ridge + |
instance of | microarchitecture + |
instruction set architecture | x86-64 + |
manufacturer | Intel + |
microarchitecture type | CPU + |
name | Snow Ridge + |
process | 10 nm (0.01 μm, 1.0e-5 mm) + |