From WikiChip
Difference between revisions of "intel/microarchitectures/palm cove"
(palm cove) |
|||
Line 20: | Line 20: | ||
== Architecture == | == Architecture == | ||
=== Key changes from {{\\|Skylake (Server)}}=== | === Key changes from {{\\|Skylake (Server)}}=== | ||
− | {{ | + | * [[10 nm process]] (From [[14 nm]]) |
+ | {{expand list}} | ||
+ | |||
+ | == Overview == | ||
+ | Palm Cove is the code microarchitecture that is found in Intel's {{\\|Cannon Lake}} SoCs. Although originally intended to be mass manufactured for all client and server markets, due to Intel's prolong [[10 nm process]] problems, Palm Cove is getting skipped with the exception of a single chip. | ||
+ | |||
+ | == See also == | ||
+ | * {{intel|Cannon Lake|l=arch}} |
Revision as of 15:06, 29 January 2019
Edit Values | |
Palm Cove µarch | |
General Info | |
Arch Type | CPU |
Designer | Intel |
Manufacturer | Intel |
Introduction | 2018 |
Process | 10 nm |
Instructions | |
ISA | x86-64 |
Succession | |
Palm Cove is a high-performance 10 nm x86 core microarchitecture designed by Intel for an array of server and client products.
Contents
Process Technology
Palm Cove is designed to take advantage of Intel's 10 nm process.
Architecture
Key changes from Skylake (Server)
- 10 nm process (From 14 nm)
This list is incomplete; you can help by expanding it.
Overview
Palm Cove is the code microarchitecture that is found in Intel's Cannon Lake SoCs. Although originally intended to be mass manufactured for all client and server markets, due to Intel's prolong 10 nm process problems, Palm Cove is getting skipped with the exception of a single chip.
See also
Facts about "Palm Cove - Microarchitectures - Intel"
codename | Palm Cove + |
designer | Intel + |
first launched | 2018 + |
full page name | intel/microarchitectures/palm cove + |
instance of | microarchitecture + |
instruction set architecture | x86-64 + |
manufacturer | Intel + |
microarchitecture type | CPU + |
name | Palm Cove + |
process | 10 nm (0.01 μm, 1.0e-5 mm) + |