From WikiChip
Difference between revisions of "arm holdings/microarchitectures/cortex-a8"
(a8) |
|||
| Line 6: | Line 6: | ||
|manufacturer=TSMC | |manufacturer=TSMC | ||
|introduction=October 5, 2005 | |introduction=October 5, 2005 | ||
| + | |process=65 nm | ||
| + | |process 2=45 nm | ||
|predecessor=ARM11 | |predecessor=ARM11 | ||
|predecessor link=arm_holdings/microarchitectures/arm11 | |predecessor link=arm_holdings/microarchitectures/arm11 | ||
Revision as of 07:03, 29 December 2018
| Edit Values | |
| Cortex-A8 µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | ARM Holdings |
| Manufacturer | TSMC |
| Introduction | October 5, 2005 |
| Process | 65 nm, 45 nm |
| Succession | |
Cortex-A8 is the successor to the ARM11, a low-power performance ARM microarchitecture designed by ARM Holdings for the mobile market. This microarchitecture is designed as a synthesizable IP core and is sold to other semiconductor companies to be implemented in their own chips.
Facts about "Cortex-A8 - Microarchitectures - ARM"
| codename | Cortex-A8 + |
| designer | ARM Holdings + |
| first launched | October 5, 2005 + |
| full page name | arm holdings/microarchitectures/cortex-a8 + |
| instance of | microarchitecture + |
| manufacturer | TSMC + |
| microarchitecture type | CPU + |
| name | Cortex-A8 + |
| process | 65 nm (0.065 μm, 6.5e-5 mm) + and 45 nm (0.045 μm, 4.5e-5 mm) + |