From WikiChip
Difference between revisions of "arm holdings/microarchitectures/cortex-a7"
(a7) |
|||
Line 6: | Line 6: | ||
|manufacturer=TSMC | |manufacturer=TSMC | ||
|introduction=October 19, 2011 | |introduction=October 19, 2011 | ||
+ | |process=40 nm | ||
+ | |process 2=28 nm | ||
|predecessor=Cortex-A9 | |predecessor=Cortex-A9 | ||
|predecessor link=arm_holdings/microarchitectures/cortex-a9 | |predecessor link=arm_holdings/microarchitectures/cortex-a9 |
Revision as of 07:03, 29 December 2018
Edit Values | |
Cortex-A7 µarch | |
General Info | |
Arch Type | CPU |
Designer | ARM Holdings |
Manufacturer | TSMC |
Introduction | October 19, 2011 |
Process | 40 nm, 28 nm |
Succession | |
Cortex-A7 is the successor to the Cortex-A9, a high efficiency ARM microarchitecture designed by ARM Holdings for the mobile market. This microarchitecture is designed as a synthesizable IP core and is sold to other semiconductor companies to be implemented in their own chips. The Cortex-A7 was introduced along with the big.LITTLE technology so that it could be integrated along with the a higher-performance core such as the Cortex-A15 for better energy and power efficiency.
Facts about "Cortex-A7 - Microarchitectures - ARM"
codename | Cortex-A7 + |
designer | ARM Holdings + |
first launched | October 19, 2011 + |
full page name | arm holdings/microarchitectures/cortex-a7 + |
instance of | microarchitecture + |
manufacturer | TSMC + |
microarchitecture type | CPU + |
name | Cortex-A7 + |
process | 40 nm (0.04 μm, 4.0e-5 mm) + and 28 nm (0.028 μm, 2.8e-5 mm) + |