Semiconductor & Computer Engineering
-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Difference between revisions of "baidu/kunlun"
< baidu
| Line 33: | Line 33: | ||
== Models == | == Models == | ||
| − | {{ | + | {{empty section}} |
Revision as of 23:51, 4 July 2018
| Kunlun | |
| Developer | Baidu |
| Manufacturer | Samsung |
| Type | Neural Processors |
| Introduction | July 3, 2018 (announced) |
| Architecture | Many tiny cores architecture |
| µarch | XPU |
| Process | 14 nm 0.014 μm
1.4e-5 mm |
| Technology | CMOS |
Kunlun is a series of neural processors designed by Baidu.
Overview
Baidu initially started development of the architecture in 2011. All initial research and development were done on FPGAs. In July 2018, Baidu announced that they have designed a physical chip based on the same architecture.
Models
 |
This section is empty; you can help add the missing info by editing this page. |
Retrieved from "https://en.wikichip.org/w/index.php?title=baidu/kunlun&oldid=79893"
Hidden category:
Facts about "Kunlun - Baidu"
| designer | Baidu + |
| first announced | July 3, 2018 + |
| full page name | baidu/kunlun + |
| instance of | integrated circuit family + |
| main designer | Baidu + |
| manufacturer | Samsung + |
| microarchitecture | XPU + |
| name | Kunlun + |
| process | 14 nm (0.014 μm, 1.4e-5 mm) + |
| technology | CMOS + |