From WikiChip
Difference between revisions of "intel/cores/cascade lake ap"
< intel

Line 12: Line 12:
 
|proc=14 nm
 
|proc=14 nm
 
|tech=CMOS
 
|tech=CMOS
|package name 1=intel,bga_5903
+
|package name 1=intel,fcbga_5903
 
}}
 
}}
 
'''Cascade Lake AP''' is a planned series of server [[multiprocessors]] based on the {{intel|Cascade Lake|l=arch}} microarchitecture as part of the {{intel|Purley|l=platform}} platform.
 
'''Cascade Lake AP''' is a planned series of server [[multiprocessors]] based on the {{intel|Cascade Lake|l=arch}} microarchitecture as part of the {{intel|Purley|l=platform}} platform.

Revision as of 00:44, 13 June 2018

Edit Values
Cascade Lake AP
General Info
DesignerIntel
ManufacturerIntel
Microarchitecture
ISAx86-64
MicroarchitectureCascade Lake
PlatformPurley
ChipsetLewisburg
Word Size
8 octets
16 nibbles
64 bit
Process14 nm
0.014 μm
1.4e-5 mm
TechnologyCMOS
Packaging
PackageFCBGA-5903 (BGA)
Pitch0.99 mm
Contacts5903

Cascade Lake AP is a planned series of server multiprocessors based on the Cascade Lake microarchitecture as part of the Purley platform.


Symbol version future.svg Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release.


Overview

New text document.svg This section is empty; you can help add the missing info by editing this page.

Common Features

New text document.svg This section is empty; you can help add the missing info by editing this page.

Cascade Lake AP Processors

New text document.svg This section is empty; you can help add the missing info by editing this page.

See also

arrow up 1.svgPower/Performance

chipsetLewisburg +
designerIntel +
instance ofcore +
isax86-64 +
manufacturerIntel +
microarchitectureCascade Lake +
nameCascade Lake AP +
packageFCBGA-5903 +
platformPurley +
process14 nm (0.014 μm, 1.4e-5 mm) +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +