From WikiChip
Difference between revisions of "intel/microarchitectures/comet lake"
< intel‎ | microarchitectures

(→‎Codenames)
Line 64: Line 64:
 
|l4 per=package
 
|l4 per=package
 
|l4 desc=on Iris Pro GPUs only
 
|l4 desc=on Iris Pro GPUs only
−
|core name=Coffee Lake U
+
|core name=Comet Lake U
−
|core name 2=Coffee Lake H
+
|predecessor=Whiskey Lake
−
|core name 3=Coffee Lake S
+
|predecessor link=intel/microarchitectures/whiskey lake
−
|predecessor=Coffee Lake
 
−
|predecessor link=intel/microarchitectures/coffee lake
 
 
|successor=Ice Lake
 
|successor=Ice Lake
 
|successor link=intel/microarchitectures/ice lake (client)
 
|successor link=intel/microarchitectures/ice lake (client)
−
|contemporary=Whiskey Lake
+
|contemporary=Coffee Lake
−
|contemporary link=intel/microarchitectures/whiskey_lake
+
|contemporary link=intel/microarchitectures/coffee lake
 
}}
 
}}
−
'''Comet Lake''' ('''CML''') is a [[microarchitecture]] designed by [[Intel]] as a successor to {{\\|Coffee Lake}} for desktops and high-performance mobile devices. Comet Lake will be introduced in in 2019 and is manufactured on Intel's mature [[14 nm process]].
+
'''Comet Lake''' ('''CML''') is a [[microarchitecture]] designed by [[Intel]] as a successor to {{\\|Whiskey Lake}} for ultra-low power mobile devices, launched concurrently with {{\\|Coffee Lake}} and {{\\|Amber Lake}}.
  
  
Line 85: Line 83:
 
! Core !! Abbrev !! Description !! Graphics !! Target
 
! Core !! Abbrev !! Description !! Graphics !! Target
 
|-
 
|-
−
| {{intel|Comet Lake U|l=core}} || CML-U || Ultra-low power|| GT3e || Light notebooks, portable All-in-Ones (AiOs), Minis, and conference room
+
| {{intel|Comet Lake U|l=core}} || CML-U || Ultra-low power|| GT2 || Light notebooks, portable All-in-Ones (AiOs), Minis, and conference room
−
|-
 
−
| {{intel|Comet Lake H|l=core}} || CML-H || High-performance graphics || GT2 || Ultimate mobile performance, mobile workstations
 
−
|-
 
−
| {{intel|Comet Lake S|l=core}} || CML-S || Mainstream performance || GT2 || Desktop performance to value, AiOs, and minis
 
−
|-
 
−
| {{intel|Comet Lake X|l=core}} || CML-X || Extreme Performance ||  || High performance desktops
 
 
|}
 
|}
  

Revision as of 17:45, 10 June 2018

Edit Values
Comet Lake µarch
General Info
Arch TypeCPU
DesignerIntel
ManufacturerIntel
Process14 nm
Core Configs2, 4, 6, 8
Pipeline
TypeSuperscalar, Superpipeline
OoOEYes
SpeculativeYes
Reg RenamingYes
Stages14-19
Decode5-way
Instructions
ISAx86-64
ExtensionsMOVBE, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, POPCNT, AVX, AVX2, AES, PCLMUL, FSGSBASE, RDRND, FMA3, F16C, BMI, BMI2, VT-x, VT-d, TXT, TSX, RDSEED, ADCX, PREFETCHW, CLFLUSHOPT, XSAVE, SGX, MPX
Cache
L1I Cache32 KiB/core
8-way set associative
L1D Cache32 KiB/core
8-way set associative
L2 Cache256 KiB/core
4-way set associative
L3 Cache2 MiB/core
Up to 16-way set associative
L4 Cache128 MiB/package
on Iris Pro GPUs only
Cores
Core NamesComet Lake U
Succession
Contemporary
Coffee Lake

Comet Lake (CML) is a microarchitecture designed by Intel as a successor to Whiskey Lake for ultra-low power mobile devices, launched concurrently with Coffee Lake and Amber Lake.


Symbol version future.svg Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release.


Codenames

Core Abbrev Description Graphics Target
Comet Lake U CML-U Ultra-low power GT2 Light notebooks, portable All-in-Ones (AiOs), Minis, and conference room

Brands

Intel released Coffee Lake under 3 main brand families:

Logo Family General Description Differentiating Features
Cores HT AVX AVX2 TBT ECC
core i3 logo (2015).png Core i3 Low-end Performance  ?
core i5 logo (2015).png Core i5 Mid-range Performance  ?
core i7 logo (2015).png Core i7 High-end Performance  ?

Release Dates

Comet Lake is expected to be released in mid-2019.

Compatibility

New text document.svg This section is empty; you can help add the missing info by editing this page.

Compiler support

Compiler Arch-Specific Arch-Favorable
ICC -march=skylake -mtune=skylake
GCC -march=skylake -mtune=skylake
LLVM -march=skylake -mtune=skylake
Visual Studio /arch:AVX2 /tune:skylake

CPUID

New text document.svg This section is empty; you can help add the missing info by editing this page.

Architecture

Key changes from Coffee Lake

New text document.svg This section is empty; you can help add the missing info by editing this page.
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/microarchitectures/comet_lake&oldid=79229"
Facts about "Comet Lake - Microarchitectures - Intel"
RDF feed
codenameComet Lake +
core count2 +, 4 +, 6 + and 8 +
designerIntel +
full page nameintel/microarchitectures/comet lake +
instance ofmicroarchitecture +
instruction set architecturex86-64 +
manufacturerIntel +
microarchitecture typeCPU +
nameComet Lake +
pipeline stages (max)19 +
pipeline stages (min)14 +
process14 nm (0.014 μm, 1.4e-5 mm) +