From WikiChip
Difference between revisions of "intel/cores/cascade lake ap"
< intel

Line 18: Line 18:
  
 
{{future information}}
 
{{future information}}
 +
 +
 +
== Overview ==
 +
{{empty section}}
 +
 +
=== Common Features ===
 +
{{empty section}}
 +
 +
{{clear}}
 +
 +
== Cascade Lake AP Processors ==
 +
{{empty section}}
  
 
== See also ==
 
== See also ==
 
{{intel cascade lake core see also}}
 
{{intel cascade lake core see also}}

Revision as of 13:52, 10 June 2018

Edit Values
Cascade Lake AP
General Info
DesignerIntel
ManufacturerIntel
Microarchitecture
ISAx86-64
MicroarchitectureCascade Lake
PlatformPurley
ChipsetLewisburg
Word Size
8 octets
16 nibbles
64 bit
Process14 nm
0.014 μm
1.4e-5 mm
TechnologyCMOS
Packaging
Unknown package "intel,bga_5903"

Cascade Lake AP is a planned series of server multiprocessors based on the Cascade Lake microarchitecture as part of the Purley platform.


Symbol version future.svg Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release.


Overview

New text document.svg This section is empty; you can help add the missing info by editing this page.

Common Features

New text document.svg This section is empty; you can help add the missing info by editing this page.

Cascade Lake AP Processors

New text document.svg This section is empty; you can help add the missing info by editing this page.

See also

arrow up 1.svgPower/Performance

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/cores/cascade_lake_ap&oldid=79190"
Facts about "Cascade Lake AP - Cores - Intel"
RDF feed
designerIntel +
instance ofcore +
isax86-64 +
main imageFile:cascade lake ap (front).png +
manufacturerIntel +
microarchitectureCascade Lake +
nameCascade Lake AP +
packageFCBGA-5903 +
platformWalker Pass +
process14 nm (0.014 μm, 1.4e-5 mm) +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +