From WikiChip
Difference between revisions of "intel/microarchitectures/whiskey lake"
(→Key changes from {{\\|Coffee Lake}}) |
|||
Line 65: | Line 65: | ||
|contemporary link=intel/microarchitectures/cannon lake | |contemporary link=intel/microarchitectures/cannon lake | ||
}} | }} | ||
− | '''Whiskey Lake''' ('''WHL''') is a [[microarchitecture]] designed by [[Intel]] as a successor to {{\\| | + | '''Whiskey Lake''' ('''WHL''') is a [[microarchitecture]] designed by [[Intel]] as a successor to {{\\|Kaby Lake}} for mobile devices, launched concurrently with {{\\|Coffee Lake}}. Whiskey Lake is expected to launch in the third quarter of [[2018]] and is manufactured on Intel's mature [[14 nm process]]. |
== Codenames == | == Codenames == |
Revision as of 10:47, 1 May 2018
Edit Values | |
Whiskey Lake µarch | |
General Info | |
Arch Type | CPU |
Designer | Intel |
Manufacturer | Intel |
Introduction | July, 2018 |
Process | 14 nm |
Core Configs | 4 |
Pipeline | |
OoOE | Yes |
Speculative | Yes |
Reg Renaming | Yes |
Stages | 14-19 |
Decode | 5-way |
Instructions | |
ISA | x86-64 |
Extensions | MOVBE, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, POPCNT, AVX, AVX2, AES, PCLMUL, FSGSBASE, RDRND, FMA3, F16C, BMI, BMI2, VT-x, VT-d, TXT, TSX, RDSEED, ADCX, PREFETCHW, CLFLUSHOPT, XSAVE, SGX, MPX |
Cache | |
L1I Cache | 32 KiB/core 8-way set associative |
L1D Cache | 32 KiB/core 8-way set associative |
L2 Cache | 256 KiB/core 4-way set associative |
L3 Cache | 2 MiB/core Up to 16-way set associative |
Cores | |
Core Names | Whiskey Lake U |
Succession | |
Contemporary | |
Cannon Lake |
Whiskey Lake (WHL) is a microarchitecture designed by Intel as a successor to Kaby Lake for mobile devices, launched concurrently with Coffee Lake. Whiskey Lake is expected to launch in the third quarter of 2018 and is manufactured on Intel's mature 14 nm process.
Contents
Codenames
Core | Abbrev | Description | Graphics | Target |
---|---|---|---|---|
Whiskey Lake U | WHL-U | Ultra-low power | GT2 | Light notebooks, portable All-in-Ones (AiOs), Minis, and conference room |
Brands
This section is empty; you can help add the missing info by editing this page. |
Release Dates
Whiskey Lake processors are expected to be introduced in the summer of 2018.
Technology
Whiskey Lake is fabricated on 3rd generation improved 14++ process.
Compatibility
This section is empty; you can help add the missing info by editing this page. |
Compiler support
Compiler | Arch-Specific | Arch-Favorable |
---|---|---|
ICC | -march=skylake |
-mtune=skylake
|
GCC | -march=skylake |
-mtune=skylake
|
LLVM | -march=skylake |
-mtune=skylake
|
Visual Studio | /arch:AVX2 |
/tune:skylake
|
CPUID
Core | Extended Family |
Family | Extended Model |
Model |
---|---|---|---|---|
U | 0 | 0x6 | ? | ? |
Family 6 Model ? |
Architecture
Key changes from Kaby Lake
- Package and pin-compatible with Cannon Lake U
- Die from Coffee Lake U and Cannon Point PCH
Overview
This section is empty; you can help add the missing info by editing this page. |
Facts about "Whiskey Lake - Microarchitectures - Intel"
codename | Whiskey Lake + |
core count | 4 + |
designer | Intel + |
first launched | July 2018 + |
full page name | intel/microarchitectures/whiskey lake + |
instance of | microarchitecture + |
instruction set architecture | x86-64 + |
manufacturer | Intel + |
microarchitecture type | CPU + |
name | Whiskey Lake + |
pipeline stages (max) | 19 + |
pipeline stages (min) | 14 + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |