From WikiChip
Difference between revisions of "via technologies/microarchitectures/isaiah"
< via technologies

(Created page with "{{via title|Isaiah|arch}} {{microarchitecture |atype=CPU |name=Isaiah |designer=VIA Technologies |manufacturer=Fujitsu |manufacturer 2=TSMC |process=65 nm |process 2=45 nm |co...")
 
 
(3 intermediate revisions by the same user not shown)
Line 7: Line 7:
 
|manufacturer 2=TSMC
 
|manufacturer 2=TSMC
 
|process=65 nm
 
|process=65 nm
|process 2=45 nm
+
|process 2=40 nm
 
|cores=2
 
|cores=2
 
|cores 2=4
 
|cores 2=4
|isa=x86-32
+
|isa=x86-64
 
|predecessor=Esther
 
|predecessor=Esther
 
|predecessor link=via technologies/microarchitectures/esther
 
|predecessor link=via technologies/microarchitectures/esther
Line 17: Line 17:
 
}}
 
}}
 
'''Isaiah''' is the successor to {{\\|Esther}}, an [[x86]] microarchitecture designed by [[VIA Technologies]] for low power devices.
 
'''Isaiah''' is the successor to {{\\|Esther}}, an [[x86]] microarchitecture designed by [[VIA Technologies]] for low power devices.
 +
 +
== Brands ==
 +
{| class="wikitable"
 +
|-
 +
! !! Family
 +
|-
 +
| [[File:via quadcore logo.png|50px|link=via_technologies/quadcore]] || {{via|QuadCore}}
 +
|}
 +
 +
== Process Technology ==
 +
Isaiah was originally fabricated on Fujitsu's [[65 nm process]] and later undergone a process shrink to [[TSMC]]'s [[40 nm process]].
 +
 +
== Architecture ==
 +
 +
=== Key changes from {{\\|Esther}} ===
 +
* 65 nm (from 90 nm)
 +
{{expand list}}

Latest revision as of 19:11, 15 January 2018

Edit Values
Isaiah µarch
General Info
Arch TypeCPU
DesignerVIA Technologies
ManufacturerFujitsu, TSMC
Process65 nm, 40 nm
Core Configs2, 4
Instructions
ISAx86-64
Succession

Isaiah is the successor to Esther, an x86 microarchitecture designed by VIA Technologies for low power devices.

Brands[edit]

Family
via quadcore logo.png QuadCore

Process Technology[edit]

Isaiah was originally fabricated on Fujitsu's 65 nm process and later undergone a process shrink to TSMC's 40 nm process.

Architecture[edit]

Key changes from Esther[edit]

  • 65 nm (from 90 nm)

This list is incomplete; you can help by expanding it.

codenameIsaiah +
core count2 + and 4 +
designerVIA Technologies +
full page namevia technologies/microarchitectures/isaiah +
instance ofmicroarchitecture +
instruction set architecturex86-64 +
manufacturerFujitsu + and TSMC +
microarchitecture typeCPU +
nameIsaiah +
process65 nm (0.065 μm, 6.5e-5 mm) + and 40 nm (0.04 μm, 4.0e-5 mm) +