From WikiChip
Difference between revisions of "hisilicon/k3/k3v2e"
< hisilicon‎ | k3

(Created page with "{{hisilicon title|K3V2E}} {{mpu |name=K3V2E |no image=Yes |designer=HiSilicon |designer 2=ARM Holdings |manufacturer=TSMC |model number=K3V2E |part number=Hi3620 |market=Mobil...")
 
m (Bot: moving all {{mpu}} to {{chip}})
 
(2 intermediate revisions by one other user not shown)
Line 1: Line 1:
 
{{hisilicon title|K3V2E}}
 
{{hisilicon title|K3V2E}}
−
{{mpu
+
{{chip
 
|name=K3V2E
 
|name=K3V2E
 
|no image=Yes
 
|no image=Yes
Line 9: Line 9:
 
|part number=Hi3620
 
|part number=Hi3620
 
|market=Mobile
 
|market=Mobile
−
|first announced=2012
+
|first announced=2013
−
|first launched=2012
+
|first launched=2013
 
|family=K3
 
|family=K3
 
|frequency=1,500 MHz
 
|frequency=1,500 MHz
Line 26: Line 26:
 
|package module 1={{packages/hisilicon/tfbga-576}}
 
|package module 1={{packages/hisilicon/tfbga-576}}
 
}}
 
}}
−
'''K3V2E''' is a {{arch|32}} [[quad-core]] mobile [[ARM]] microprocessor introduced by [[HiSilicon]] in late [[2012]]. This chip, which is fabricated on a [[40 nm process]], incorporates four {{armh|Cortex-A9|l=arch}} cores operating at 1.5 GHz. The K3V2 integrated [[Vivante]]'s {{vivante|GC4000}} (16 cores) [[IGP]] and supports up to 2 channels of LPDDR2-900 memory. The K3V2E is an enhanced version of the {{\\|K3V2}}, although the exact changes are not well-documented.
+
'''K3V2E''' is a {{arch|32}} [[quad-core]] mobile [[ARM]] microprocessor introduced by [[HiSilicon]] in [[2013]]. This chip, which is fabricated on a [[40 nm process]], incorporates four {{armh|Cortex-A9|l=arch}} cores operating at 1.5 GHz. The K3V2 integrated [[Vivante]]'s {{vivante|GC4000}} (16 cores) [[IGP]] and supports up to 2 channels of LPDDR2-900 memory. The K3V2E is an enhanced version of the {{\\|K3V2}}, although the exact changes are not well-documented.
 +
 
 +
 
 +
 
 +
== Cache ==
 +
{{main|arm holdings/microarchitectures/cortex-a9#Memory_Hierarchy|l1=Cortex-A9 § Cache}}
 +
{{cache size
 +
|l1 cache=256 KiB
 +
|l1i cache=128 KiB
 +
|l1i break=4x32 KiB
 +
|l1i desc=4-way set associative
 +
|l1d cache=128 KiB
 +
|l1d break=4x32 KiB
 +
|l1d desc=4-way set associative
 +
|l2 cache=1 MiB
 +
|l2 break=1x1 MiB
 +
|l2 desc=8-way set associative
 +
}}
 +
 
 +
== Memory controller ==
 +
{{memory controller
 +
|type=LPDDR2-900
 +
|ecc=No
 +
|controllers=1
 +
|channels=2
 +
|width=32 bit
 +
|max bandwidth=6.71 GiB/s
 +
|bandwidth schan=3.35 GiB/s
 +
|bandwidth dchan=6.71 GiB/s
 +
}}
 +
 
 +
== Graphics ==
 +
{{integrated graphics
 +
| gpu                = GC4000
 +
| designer            = Vivante
 +
| execution units    = 16
 +
| max displays        = 1
 +
| frequency          = 480 MHz
 +
 
 +
| output crt          =
 +
| output sdvo        =
 +
| output dsi          = Yes
 +
| output edp          =
 +
| output dp          =
 +
| output hdmi        =
 +
| output vga          =
 +
| output dvi          =
 +
 
 +
| directx ver        = 11
 +
| opengl es ver      = 3.1
 +
| openvg ver        = 1.1
 +
| opencl ver        = 1.2
 +
| opengl ver        = 3.0
 +
 
 +
| max res dsi        = 1920x1200
 +
| max res dsi freq  =
 +
}}
 +
 
 +
== Expansions ==
 +
* 4x high-speed UART interfaces
 +
* 2x SPI
 +
* 2x I2C + 2x I2C for camera
 +
* USB 2.0 On-The-Go (HS OTG) PHY
 +
* USB 1.1
 +
* 2x MMC/SD/SDIO interface
 +
* 22x GPIOs
 +
* 10 Timers
 +
 
 +
== Block Diagram ==
 +
[[File:hisilicon k3v2 block.png|700px]]
 +
 
 +
== Utilizing devices ==
 +
* [[used by::Huawei HN3-U01]]
 +
* [[used by::Huawei Ascend P6]] (P6-C00)
 +
* [[used by::Ascend W2]] (W2‐T00)
 +
* [[used by::Huawei Honor 3]]
 +
 
 +
{{expand list}}

Latest revision as of 15:13, 13 December 2017

Edit Values
K3V2E
General Info
DesignerHiSilicon,
ARM Holdings
ManufacturerTSMC
Model NumberK3V2E
Part NumberHi3620
MarketMobile
Introduction2013 (announced)
2013 (launched)
General Specs
FamilyK3
Frequency1,500 MHz
Microarchitecture
ISAARMv7 (ARM)
MicroarchitectureCortex-A9
Core NameCortex-A9
Process40 nm
Transistors600,000,000
TechnologyCMOS
Word Size32 bit
Cores4
Threads4
Multiprocessing
Max SMP1-Way (Uniprocessor)
Packaging
PackageTFBGA-576 (BGA)
Dimension11.90 mm x 11.90 mm
Pitch0.5 mm
Pins576

K3V2E is a 32-bit quad-core mobile ARM microprocessor introduced by HiSilicon in 2013. This chip, which is fabricated on a 40 nm process, incorporates four Cortex-A9 cores operating at 1.5 GHz. The K3V2 integrated Vivante's GC4000 (16 cores) IGP and supports up to 2 channels of LPDDR2-900 memory. The K3V2E is an enhanced version of the K3V2, although the exact changes are not well-documented.


Cache[edit]

Main article: Cortex-A9 § Cache

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$256 KiB
262,144 B
0.25 MiB
L1I$128 KiB
131,072 B
0.125 MiB
4x32 KiB4-way set associative 
L1D$128 KiB
131,072 B
0.125 MiB
4x32 KiB4-way set associative 
L2$1 MiB
1,024 KiB
1,048,576 B
9.765625e-4 GiB
  1x1 MiB8-way set associative 

Memory controller[edit]

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeLPDDR2-900
Supports ECCNo
Controllers1
Channels2
Width32 bit
Max Bandwidth6.71 GiB/s
6,871.04 MiB/s
7.205 GB/s
7,204.808 MB/s
0.00655 TiB/s
0.0072 TB/s
Bandwidth
Single 3.35 GiB/s
Double 6.71 GiB/s

Graphics[edit]

[Edit/Modify IGP Info]

screen icon.svg
Integrated Graphics Information
GPUGC4000
DesignerVivante
Execution Units16Max Displays1
Frequency480 MHz
0.48 GHz
480,000 KHz
OutputDSI
Max Resolution
DSI1920x1200
Standards
DirectX11
OpenGL3.0
OpenCL1.2
OpenGL ES3.1
OpenVG1.1

Expansions[edit]

  • 4x high-speed UART interfaces
  • 2x SPI
  • 2x I2C + 2x I2C for camera
  • USB 2.0 On-The-Go (HS OTG) PHY
  • USB 1.1
  • 2x MMC/SD/SDIO interface
  • 22x GPIOs
  • 10 Timers

Block Diagram[edit]

hisilicon k3v2 block.png

Utilizing devices[edit]

  • Huawei HN3-U01
  • Huawei Ascend P6 (P6-C00)
  • Ascend W2 (W2‐T00)
  • Huawei Honor 3

This list is incomplete; you can help by expanding it.

Retrieved from "https://en.wikichip.org/w/index.php?title=hisilicon/k3/k3v2e&oldid=70356"
Facts about "K3V2E - HiSilicon"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
K3V2E - HiSilicon#package +
base frequency1,500 MHz (1.5 GHz, 1,500,000 kHz) +
core count4 +
core nameCortex-A9 +
designerHiSilicon + and ARM Holdings +
familyK3 +
first announced2013 +
first launched2013 +
full page namehisilicon/k3/k3v2e +
has ecc memory supportfalse +
instance ofmicroprocessor +
integrated gpuGC4000 +
integrated gpu base frequency480 MHz (0.48 GHz, 480,000 KHz) +
integrated gpu designerVivante +
integrated gpu execution units16 +
isaARMv7 +
isa familyARM +
l1$ size256 KiB (262,144 B, 0.25 MiB) +
l1d$ description4-way set associative +
l1d$ size128 KiB (131,072 B, 0.125 MiB) +
l1i$ description4-way set associative +
l1i$ size128 KiB (131,072 B, 0.125 MiB) +
l2$ description8-way set associative +
l2$ size1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) +
ldate2013 +
manufacturerTSMC +
market segmentMobile +
max cpu count1 +
max memory bandwidth6.71 GiB/s (6,871.04 MiB/s, 7.205 GB/s, 7,204.808 MB/s, 0.00655 TiB/s, 0.0072 TB/s) +
max memory channels2 +
microarchitectureCortex-A9 +
model numberK3V2E +
nameK3V2E +
packageTFBGA-576 +
part numberHi3620 +
process40 nm (0.04 μm, 4.0e-5 mm) +
smp max ways1 +
supported memory typeLPDDR2-900 +
technologyCMOS +
thread count4 +
transistor count600,000,000 +
used byHuawei HN3-U01 +, Huawei Ascend P6 +, Ascend W2 + and Huawei Honor 3 +
word size32 bit (4 octets, 8 nibbles) +