From WikiChip
Difference between revisions of "amd/k6-iii/amd-k6-iii-333afr"
m (David moved page amd/k6-iii/k6-iii-333afr to amd/k6-iii/amd-k6-iii-333afr: corrected name) |
m (Bot: moving all {{mpu}} to {{chip}}) |
||
(6 intermediate revisions by 4 users not shown) | |||
Line 1: | Line 1: | ||
− | {{amd title|K6-III/333AFR}} | + | {{amd title|AMD-K6-III/333AFR}} |
− | {{ | + | {{chip |
− | | name = K6-III/333AFR | + | | name = AMD-K6-III/333AFR |
| no image = | | no image = | ||
| image = Ic-photo-AMD--AMD-K6-III 333AFK-(K6-CPU).jpg | | image = Ic-photo-AMD--AMD-K6-III 333AFK-(K6-CPU).jpg | ||
Line 8: | Line 8: | ||
| designer = AMD | | designer = AMD | ||
| manufacturer = AMD | | manufacturer = AMD | ||
− | | model number = K6-III/333AFR | + | | model number = AMD-K6-III/333AFR |
| part number = AMD-K6-III/333AFR | | part number = AMD-K6-III/333AFR | ||
− | |||
| part number 2 = | | part number 2 = | ||
| part number 3 = | | part number 3 = | ||
+ | | part number 4 = | ||
| market = Desktop | | market = Desktop | ||
| first announced = May 13, 1999 | | first announced = May 13, 1999 | ||
Line 44: | Line 44: | ||
| thread count = 1 | | thread count = 1 | ||
| max cpus = 1 | | max cpus = 1 | ||
− | | max memory = 4 | + | | max memory = 4 GiB |
+ | |||
− | |||
| power = | | power = | ||
| v core = 2.2 V | | v core = 2.2 V | ||
Line 76: | Line 76: | ||
| socket 0 2 type = PGA-321 | | socket 0 2 type = PGA-321 | ||
}} | }} | ||
− | '''K6-III/333AFR''' is a {{arch|32}} [[x86]] desktop microprocessor designed by [[AMD]] and introduced in early [[1999]]. This MPU which was manufactured on a [[0.25 µm process]], based on {{amd|microarchitectures/k6-iii|K6-III microarchitecture}}, operated at 333 MHz with a bus of 95 MHz. While default to a 95 MHz bus ([[Super 7]]), this model can also operate at the old [[Socket 7]] bus speed of 66 MHz (multiplier of 5). | + | '''AMD-K6-III/333AFR''' is a {{arch|32}} [[x86]] desktop microprocessor designed by [[AMD]] and introduced in early [[1999]]. This MPU which was manufactured on a [[0.25 µm process]], based on {{amd|microarchitectures/k6-iii|K6-III microarchitecture}}, operated at 333 MHz with a bus of 95 MHz. While default to a 95 MHz bus ([[Super 7]]), this model can also operate at the old [[Socket 7]] bus speed of 66 MHz (multiplier of 5). |
== Cache == | == Cache == | ||
{{main|amd/microarchitectures/k6-iii#Memory_Hierarchy|l1=K6-III § Cache}} | {{main|amd/microarchitectures/k6-iii#Memory_Hierarchy|l1=K6-III § Cache}} | ||
− | [[L3$]] can be 512 | + | [[L3$]] can be 512 KiB to 2 MiB, depending on manufacturer and [[motherboard]] model. L3$ is off-chip. |
{{cache info | {{cache info | ||
− | |l1i cache=32 | + | |l1i cache=32 KiB |
− | |l1i break=1x32 | + | |l1i break=1x32 KiB |
|l1i desc=2-way set associative | |l1i desc=2-way set associative | ||
|l1i extra= | |l1i extra= | ||
− | |l1d cache=32 | + | |l1d cache=32 KiB |
− | |l1d break=1x32 | + | |l1d break=1x32 KiB |
|l1d desc=2-way set associative | |l1d desc=2-way set associative | ||
|l1d extra= | |l1d extra= | ||
− | |l2 cache=256 | + | |l2 cache=256 KiB |
− | |l2 break=1x256 | + | |l2 break=1x256 KiB |
|l2 desc=4-way set associative | |l2 desc=4-way set associative | ||
|l2 extra=(shared) | |l2 extra=(shared) | ||
Line 104: | Line 104: | ||
== Features == | == Features == | ||
− | {{ | + | {{x86 features |
| mmx = Yes | | mmx = Yes | ||
| emmx = Yes | | emmx = Yes |
Latest revision as of 15:09, 13 December 2017
Edit Values | |
AMD-K6-III/333AFR | |
Week 26, 1999 | |
General Info | |
Designer | AMD |
Manufacturer | AMD |
Model Number | AMD-K6-III/333AFR |
Part Number | AMD-K6-III/333AFR |
Market | Desktop |
Introduction | May 13, 1999 (announced) May 13, 1999 (launched) |
Shop | Amazon |
General Specs | |
Family | K6-III |
Series | K6-III Desktop |
Frequency | 333.66 MHz |
Bus type | FSB |
Bus speed | 95.33 MHz |
Bus rate | 95.33 MT/s |
Clock multiplier | 3.5 |
CPUID | 590 |
Microarchitecture | |
Microarchitecture | K6-III |
Platform | Super 7 |
Core Name | Sharptooth |
Core Family | 5 |
Core Model | 9 |
Core Stepping | 0 |
Process | 0.25 µm |
Transistors | 21,300,000 |
Technology | CMOS |
Die | 118 mm² |
Word Size | 32 bit |
Cores | 1 |
Threads | 1 |
Max Memory | 4 GiB |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
Vcore | 2.2 V ± 0.1 V |
VI/O | 3.3675 V ± 7% |
Tcase | 0 °C – 70 °C |
Tstorage | -65 °C – 150 °C |
AMD-K6-III/333AFR is a 32-bit x86 desktop microprocessor designed by AMD and introduced in early 1999. This MPU which was manufactured on a 0.25 µm process, based on K6-III microarchitecture, operated at 333 MHz with a bus of 95 MHz. While default to a 95 MHz bus (Super 7), this model can also operate at the old Socket 7 bus speed of 66 MHz (multiplier of 5).
Cache[edit]
- Main article: K6-III § Cache
L3$ can be 512 KiB to 2 MiB, depending on manufacturer and motherboard model. L3$ is off-chip.
Cache Info [Edit Values] | ||
L1I$ | 32 KiB 32,768 B 0.0313 MiB |
1x32 KiB 2-way set associative |
L1D$ | 32 KiB 32,768 B 0.0313 MiB |
1x32 KiB 2-way set associative |
L2$ | 256 KiB 0.25 MiB 262,144 B 2.441406e-4 GiB |
1x256 KiB 4-way set associative (shared) |
Graphics[edit]
This SoC has no integrated graphics processing unit.
Features[edit]
[Edit/Modify Supported Features]
Supported x86 Extensions & Processor Features
|
||||||||
|
- Auto-power down state
- Stop clock state
- Halt state
Facts about "AMD-K6-III/333AFR - AMD"
base frequency | 333.66 MHz (0.334 GHz, 333,660 kHz) + |
bus rate | 95.33 MT/s (0.0953 GT/s, 95,330 kT/s) + |
bus speed | 95.33 MHz (0.0953 GHz, 95,330 kHz) + |
bus type | FSB + |
clock multiplier | 3.5 + |
core count | 1 + |
core family | 5 + |
core model | 9 + |
core name | Sharptooth + |
core stepping | 0 + |
core voltage | 2.2 V (22 dV, 220 cV, 2,200 mV) + |
core voltage tolerance | 0.1 V + |
cpuid | 590 + |
designer | AMD + |
die area | 118 mm² (0.183 in², 1.18 cm², 118,000,000 µm²) + |
family | K6-III + |
first announced | May 13, 1999 + |
first launched | May 13, 1999 + |
full page name | amd/k6-iii/amd-k6-iii-333afr + |
instance of | microprocessor + |
io voltage | 3.368 V (33.675 dV, 336.75 cV, 3,367.5 mV) + |
io voltage tolerance | 7% + |
l1d$ description | 2-way set associative + |
l1d$ size | 32 KiB (32,768 B, 0.0313 MiB) + |
l1i$ description | 2-way set associative + |
l1i$ size | 32 KiB (32,768 B, 0.0313 MiB) + |
l2$ description | 4-way set associative + |
l2$ size | 0.25 MiB (256 KiB, 262,144 B, 2.441406e-4 GiB) + |
ldate | May 13, 1999 + |
main image | + |
main image caption | Week 26, 1999 + |
manufacturer | AMD + |
market segment | Desktop + |
max case temperature | 343.15 K (70 °C, 158 °F, 617.67 °R) + |
max cpu count | 1 + |
max memory | 4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) + |
max storage temperature | 423.15 K (150 °C, 302 °F, 761.67 °R) + |
microarchitecture | K6-III + |
min case temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
min storage temperature | 208.15 K (-65 °C, -85 °F, 374.67 °R) + |
model number | AMD-K6-III/333AFR + |
name | AMD-K6-III/333AFR + |
part number | AMD-K6-III/333AFR + |
platform | Super 7 + |
process | 250 nm (0.25 μm, 2.5e-4 mm) + |
series | K6-III Desktop + |
smp max ways | 1 + |
technology | CMOS + |
thread count | 1 + |
transistor count | 21,300,000 + |
word size | 32 bit (4 octets, 8 nibbles) + |