Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "amd/k6-2/k6-2e-300afr"
m (Bot: moving all {{mpu}} to {{chip}}) |
|||
| (5 intermediate revisions by 2 users not shown) | |||
| Line 1: | Line 1: | ||
{{amd title|K6-2E/300AFR}} | {{amd title|K6-2E/300AFR}} | ||
| − | {{ | + | {{chip |
| name = K6-2E/300AFR | | name = K6-2E/300AFR | ||
| no image = No | | no image = No | ||
| Line 10: | Line 10: | ||
| model number = K6-2E/300AFR | | model number = K6-2E/300AFR | ||
| part number = AMD-K6-2E/300AFR | | part number = AMD-K6-2E/300AFR | ||
| − | |||
| part number 2 = | | part number 2 = | ||
| part number 3 = | | part number 3 = | ||
| + | | part number 4 = | ||
| market = Embedded | | market = Embedded | ||
| first announced = May, 1999 | | first announced = May, 1999 | ||
| Line 44: | Line 44: | ||
| thread count = 1 | | thread count = 1 | ||
| max cpus = 1 | | max cpus = 1 | ||
| − | | max memory = 4 | + | | max memory = 4 GiB |
| + | |||
| − | |||
| power = 10 W | | power = 10 W | ||
| v core = 2.2 V | | v core = 2.2 V | ||
| Line 80: | Line 80: | ||
== Cache == | == Cache == | ||
{{main|amd/microarchitectures/k6-2#Memory_Hierarchy|l1=K6-2 § Cache}} | {{main|amd/microarchitectures/k6-2#Memory_Hierarchy|l1=K6-2 § Cache}} | ||
| − | [[L2$]] can be 512 | + | [[L2$]] can be 512 KiB to 2 MiB, depending on manufacturer and [[motherboard]] model. L2$ is off-chip. |
{{cache info | {{cache info | ||
| − | |l1i cache=32 | + | |l1i cache=32 KiB |
| − | |l1i break=1x32 | + | |l1i break=1x32 KiB |
|l1i desc=2-way set associative | |l1i desc=2-way set associative | ||
|l1i extra= | |l1i extra= | ||
| − | |l1d cache=32 | + | |l1d cache=32 KiB |
| − | |l1d break=1x32 | + | |l1d break=1x32 KiB |
|l1d desc=2-way set associative | |l1d desc=2-way set associative | ||
|l1d extra= | |l1d extra= | ||
| Line 104: | Line 104: | ||
== Features == | == Features == | ||
| − | {{ | + | {{x86 features |
| mmx = true | | mmx = true | ||
| 3dnow = true | | 3dnow = true | ||
Latest revision as of 15:09, 13 December 2017
| Edit Values | |
| K6-2E/300AFR | |
| General Info | |
| Designer | AMD |
| Manufacturer | AMD |
| Model Number | K6-2E/300AFR |
| Part Number | AMD-K6-2E/300AFR |
| Market | Embedded |
| Introduction | May, 1999 (announced) May, 1999 (launched) |
| Shop | Amazon |
| General Specs | |
| Family | K6-2 |
| Series | K6-2 Desktop |
| Frequency | 299.99 MHz |
| Bus type | FSB |
| Bus speed | 99.99 MHz |
| Bus rate | 99.99 MT/s |
| Clock multiplier | 3 |
| CPUID | 58C |
| Microarchitecture | |
| Microarchitecture | K6-2 |
| Platform | Super 7 |
| Core Name | Chomper Extended |
| Core Family | 5 |
| Core Model | 8 |
| Core Stepping | 12 |
| Process | 0.25 µm |
| Transistors | 9,300,000 |
| Technology | CMOS |
| Die | 81 mm² |
| Word Size | 32 bit |
| Cores | 1 |
| Threads | 1 |
| Max Memory | 4 GiB |
| Multiprocessing | |
| Max SMP | 1-Way (Uniprocessor) |
| Electrical | |
| Power dissipation | 10 W |
| Vcore | 2.2 V ± 0.1 V |
| VI/O | 3.3675 V ± 7% |
| Tcase | 0 °C – 70 °C |
| Tstorage | -65 °C – 150 °C |
K6-2E/300AFR was a 32-bit x86 K6-2-based microprocessor designed and manufactured in 1999 by AMD. Manufactured using a 0.25 µm process, this MPU operated at 300 MHz and had a FSB operating at 100 MHz.
Contents
Cache[edit]
- Main article: K6-2 § Cache
L2$ can be 512 KiB to 2 MiB, depending on manufacturer and motherboard model. L2$ is off-chip.
| Cache Info [Edit Values] | ||
| L1I$ | 32 KiB 32,768 B 0.0313 MiB |
1x32 KiB 2-way set associative |
| L1D$ | 32 KiB 32,768 B 0.0313 MiB |
1x32 KiB 2-way set associative |
Graphics[edit]
This SoC has no integrated graphics processing unit.
Features[edit]
[Edit/Modify Supported Features]
 |
Supported x86 Extensions & Processor Features
|
|||
|
||||
- Auto-power down state
- Stop clock state
Documents[edit]
DataSheet[edit]
- AMD-K6-2E Processor Data Sheet; Publication #22529 Revision B/0, January 2000
Facts about "K6-2E/300AFR - AMD"
| base frequency | 299.99 MHz (0.3 GHz, 299,990 kHz) + |
| bus rate | 99.99 MT/s (0.1 GT/s, 99,990 kT/s) + |
| bus speed | 99.99 MHz (0.1 GHz, 99,990 kHz) + |
| bus type | FSB + |
| clock multiplier | 3 + |
| core count | 1 + |
| core family | 5 + |
| core model | 8 + |
| core name | Chomper Extended + |
| core stepping | 12 + |
| core voltage | 2.2 V (22 dV, 220 cV, 2,200 mV) + |
| core voltage tolerance | 0.1 V + |
| cpuid | 58C + |
| designer | AMD + |
| die area | 81 mm² (0.126 in², 0.81 cm², 81,000,000 µm²) + |
| family | K6-2 + |
| first announced | May 1999 + |
| first launched | May 1999 + |
| full page name | amd/k6-2/k6-2e-300afr + |
| instance of | microprocessor + |
| io voltage | 3.368 V (33.675 dV, 336.75 cV, 3,367.5 mV) + |
| io voltage tolerance | 7% + |
| l1d$ description | 2-way set associative + |
| l1d$ size | 32 KiB (32,768 B, 0.0313 MiB) + |
| l1i$ description | 2-way set associative + |
| l1i$ size | 32 KiB (32,768 B, 0.0313 MiB) + |
| ldate | May 1999 + |
| manufacturer | AMD + |
| market segment | Embedded + |
| max case temperature | 343.15 K (70 °C, 158 °F, 617.67 °R) + |
| max cpu count | 1 + |
| max memory | 4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) + |
| max storage temperature | 423.15 K (150 °C, 302 °F, 761.67 °R) + |
| microarchitecture | K6-2 + |
| min case temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
| min storage temperature | 208.15 K (-65 °C, -85 °F, 374.67 °R) + |
| model number | K6-2E/300AFR + |
| name | K6-2E/300AFR + |
| part number | AMD-K6-2E/300AFR + |
| platform | Super 7 + |
| power dissipation | 10 W (10,000 mW, 0.0134 hp, 0.01 kW) + |
| process | 250 nm (0.25 μm, 2.5e-4 mm) + |
| series | K6-2 Desktop + |
| smp max ways | 1 + |
| technology | CMOS + |
| thread count | 1 + |
| transistor count | 9,300,000 + |
| word size | 32 bit (4 octets, 8 nibbles) + |