Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "amd/duron/dhm0800avs1bm"
m (Bot: corrected param) |
m (Bot: moving all {{mpu}} to {{chip}}) |
||
| (One intermediate revision by the same user not shown) | |||
| Line 1: | Line 1: | ||
{{amd title|Duron 800 (Camaro)}} | {{amd title|Duron 800 (Camaro)}} | ||
| − | {{ | + | {{chip |
| name = Duron 800 | | name = Duron 800 | ||
| no image = Yes | | no image = Yes | ||
| Line 106: | Line 106: | ||
== Features == | == Features == | ||
| − | {{ | + | {{x86 features |
| em64t = | | em64t = | ||
| nx = | | nx = | ||
Latest revision as of 15:07, 13 December 2017
| Edit Values | |
| Duron 800 | |
| General Info | |
| Designer | AMD |
| Manufacturer | AMD |
| Model Number | Duron 800 |
| Part Number | DHM0800AVS1BM |
| Market | Mobile |
| Introduction | 2001 (announced) 2001 (launched) |
| Shop | Amazon |
| General Specs | |
| Family | Duron |
| Series | Duron Mobile |
| Locked | Yes |
| Frequency | 800 MHz |
| Bus type | FSB |
| Bus speed | 100 MHz |
| Bus rate | 200 MT/s |
| Clock multiplier | 8 |
| CPUID | 660 |
| Microarchitecture | |
| Microarchitecture | K7 |
| Core Name | Morgan |
| Core Family | 6 |
| Core Model | 6 |
| Core Stepping | 0, 1 |
| Process | 180 nm |
| Technology | CMOS |
| Word Size | 32 bit |
| Cores | 1 |
| Threads | 1 |
| Max Memory | 4 GiB |
| Multiprocessing | |
| Max SMP | 1-Way (Uniprocessor) |
| Electrical | |
| Vcore | 1.40 V ± 0.1 V |
| VI/O | 2.5 V ± 0.25 V |
| Tcase | 0 °C – 95 °C |
| Tstorage | -40 °C – 100 °C |
The Mobile Duron 800 based on the Morgan (Camaro) core was a 32-bit x86 microprocessor developed by AMD and introduced in 2001. This model was part of the second generation of the Duron family. Designed based on AMD's K7 on a 180 nm process, this MPU operated at 800 MHz with a bus capable of 200 MT/s. This particular model (the DHM0800AVS1BM) is sometimes labeled by AMD as Athlon but is shipped as Duron due to defective or disabled cache. This chip has a core model of "6" instead of "7" unlike the rest of the Camaro models.
Cache[edit]
- Main article: K7 § Cache
| Cache Info [Edit Values] | ||
| L1I$ | 64 KiB 65,536 B 0.0625 MiB |
1x64 KiB 2-way set associative |
| L1D$ | 64 KiB 65,536 B 0.0625 MiB |
1x64 KiB 2-way set associative |
| L2$ | 64 KiB 0.0625 MiB 65,536 B 6.103516e-5 GiB |
1x64 KiB 16-way set associative |
Graphics[edit]
This SoC has no integrated graphics processing unit.
Features[edit]
[Edit/Modify Supported Features]
 |
Supported x86 Extensions & Processor Features
|
|||||||||
|
||||||||||
- Halt State
- Sleep State
Documents[edit]
DataSheet[edit]
- Mobile AMD Duron Processor Model 7 Data Sheet; Publication # 24068; Rev: F; Issue Date: December 2001.
See also[edit]
Facts about "Duron 800 (Camaro) - AMD"
| base frequency | 800 MHz (0.8 GHz, 800,000 kHz) + |
| bus rate | 200 MT/s (0.2 GT/s, 200,000 kT/s) + |
| bus speed | 100 MHz (0.1 GHz, 100,000 kHz) + |
| bus type | FSB + |
| clock multiplier | 8 + |
| core count | 1 + |
| core family | 6 + |
| core model | 6 + |
| core name | Morgan + |
| core stepping | 0 + and 1 + |
| core voltage | 1.4 V (14 dV, 140 cV, 1,400 mV) + |
| core voltage tolerance | 0.1 V + |
| cpuid | 660 + |
| designer | AMD + |
| family | Duron + |
| first announced | 2001 + |
| first launched | 2001 + |
| full page name | amd/duron/dhm0800avs1bm + |
| has feature | Halt State + and Sleep State + |
| has locked clock multiplier | true + |
| instance of | microprocessor + |
| io voltage | 2.5 V (25 dV, 250 cV, 2,500 mV) + |
| io voltage tolerance | 0.25 V + |
| l1d$ description | 2-way set associative + |
| l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
| l1i$ description | 2-way set associative + |
| l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
| l2$ description | 16-way set associative + |
| l2$ size | 0.0625 MiB (64 KiB, 65,536 B, 6.103516e-5 GiB) + |
| ldate | 2001 + |
| manufacturer | AMD + |
| market segment | Mobile + |
| max case temperature | 368.15 K (95 °C, 203 °F, 662.67 °R) + |
| max cpu count | 1 + |
| max memory | 4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) + |
| max storage temperature | 373.15 K (100 °C, 212 °F, 671.67 °R) + |
| microarchitecture | K7 + |
| min case temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
| min storage temperature | 233.15 K (-40 °C, -40 °F, 419.67 °R) + |
| model number | Duron 800 + |
| name | Duron 800 + |
| part number | DHM0800AVS1BM + |
| process | 180 nm (0.18 μm, 1.8e-4 mm) + |
| series | Duron Mobile + |
| smp max ways | 1 + |
| technology | CMOS + |
| thread count | 1 + |
| word size | 32 bit (4 octets, 8 nibbles) + |