From WikiChip
Difference between revisions of "amd/athlon mp/amsn2400dkt3c"
(→Features) |
m (Bot: switching template from {{mpu}} to a more generic {{chip}}) |
||
(6 intermediate revisions by 2 users not shown) | |||
Line 1: | Line 1: | ||
{{amd title|Athlon MP 2400+}} | {{amd title|Athlon MP 2400+}} | ||
− | {{ | + | {{chip |
| name = AMD Athlon MP 2400+ | | name = AMD Athlon MP 2400+ | ||
| no image = yes | | no image = yes | ||
Line 48: | Line 48: | ||
| max memory = 4 GiB | | max memory = 4 GiB | ||
− | + | ||
| v core = 1.65 V | | v core = 1.65 V | ||
| v core tolerance = | | v core tolerance = | ||
Line 63: | Line 63: | ||
| tstorage max = 100 °C | | tstorage max = 100 °C | ||
− | + | |package module 1={{packages/amd/pga-453}} | |
− | | package | ||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
− | |||
}} | }} | ||
− | The '''Athlon MP 2400+''' (OPN ''AMSN2400DKT3C'') based on the {{amd|Thoroughbred|l=core}} core was a {{arch|32}} [[x86]] [[multiprocessor]] developed by [[AMD]] and introduced in late [[2002]] for the server and workstation market. This MPU operated at 2 GHz with a FSB transfer rate of 266 MT/s (x15 multiplier), was manufactured on a newer [[130 nm | + | The '''Athlon MP 2400+''' (OPN ''AMSN2400DKT3C'') based on the {{amd|Thoroughbred|l=core}} core was a {{arch|32}} [[x86]] [[multiprocessor]] developed by [[AMD]] and introduced in late [[2002]] for the server and workstation market. This MPU operated at 2 GHz with a FSB transfer rate of 266 MT/s (x15 multiplier), was manufactured on a newer [[130 nm]] copper processor technology in Fab 30 in Dresden, Germany. |
== Cache == | == Cache == | ||
{{main|amd/microarchitectures/k7#Memory_Hierarchy|l1=K7 § Cache}} | {{main|amd/microarchitectures/k7#Memory_Hierarchy|l1=K7 § Cache}} | ||
− | {{cache | + | {{cache size |
+ | |l1 cache=128 KiB | ||
|l1i cache=64 KiB | |l1i cache=64 KiB | ||
|l1i break=1x64 KiB | |l1i break=1x64 KiB | ||
|l1i desc=2-way set associative | |l1i desc=2-way set associative | ||
− | |l1i | + | |l1i policy= |
|l1d cache=64 KiB | |l1d cache=64 KiB | ||
|l1d break=1x64 KiB | |l1d break=1x64 KiB | ||
|l1d desc=2-way set associative | |l1d desc=2-way set associative | ||
− | |l1d | + | |l1d policy= |
|l2 cache=256 KiB | |l2 cache=256 KiB | ||
|l2 break=1x256 KiB | |l2 break=1x256 KiB | ||
|l2 desc=16-way set associative | |l2 desc=16-way set associative | ||
− | |l2 | + | |l2 policy= |
− | |||
− | |||
− | |||
− | |||
}} | }} | ||
Line 101: | Line 89: | ||
== Features == | == Features == | ||
− | {{ | + | {{x86 features |
− | | | + | |real=Yes |
− | | | + | |protected=Yes |
− | | 3dnow | + | |smm=Yes |
− | | e3dnow | + | |fpu=Yes |
− | | sse | + | |x8616=Yes |
− | | | + | |x8632=Yes |
+ | |x8664=No | ||
+ | |nx=No | ||
+ | |3dnow=Yes | ||
+ | |e3dnow=Yes | ||
+ | |mmx=Yes | ||
+ | |emmx=Yes | ||
+ | |sse=Yes | ||
+ | |sse2=No | ||
+ | |sse3=No | ||
+ | |ssse3=No | ||
+ | |sse41=No | ||
+ | |sse42=No | ||
+ | |sse4a=No | ||
+ | |avx=No | ||
+ | |avx2=No | ||
+ | |||
+ | |abm=No | ||
+ | |tbm=No | ||
+ | |bmi1=No | ||
+ | |bmi2=No | ||
+ | |fma3=No | ||
+ | |fma4=No | ||
+ | |aes=No | ||
+ | |rdrand=No | ||
+ | |sha=No | ||
+ | |xop=No | ||
+ | |adx=No | ||
+ | |clmul=No | ||
+ | |f16c=No | ||
+ | |tbt1=No | ||
+ | |tbt2=No | ||
+ | |tbmt3=No | ||
+ | |bpt=No | ||
+ | |eist=No | ||
+ | |flex=No | ||
+ | |isrt=No | ||
+ | |mwt=No | ||
+ | |sipp=No | ||
+ | |att=No | ||
+ | |ipt=No | ||
+ | |tsx=No | ||
+ | |txt=No | ||
+ | |ht=No | ||
+ | |vpro=No | ||
+ | |vtx=No | ||
+ | |vtd=No | ||
+ | |ept=No | ||
+ | |mpx=No | ||
+ | |sgx=No | ||
+ | |securekey=No | ||
+ | |osguard=No | ||
+ | |smartmp=Yes | ||
+ | |powernow=No | ||
+ | |amdv=No | ||
+ | |rvi=No | ||
}} | }} | ||
* Advanced Configuration and Power Interface [[has feature::ACPI| ]] | * Advanced Configuration and Power Interface [[has feature::ACPI| ]] |
Latest revision as of 15:20, 13 December 2017
Edit Values | |||||||||||
AMD Athlon MP 2400+ | |||||||||||
General Info | |||||||||||
Designer | AMD | ||||||||||
Manufacturer | AMD | ||||||||||
Model Number | Athlon MP 2400+ | ||||||||||
Part Number | AMSN2400DKT3C | ||||||||||
Market | Server | ||||||||||
Introduction | December 10, 2002 (announced) December 10, 2002 (launched) | ||||||||||
Release Price | $228 | ||||||||||
Shop | Amazon | ||||||||||
General Specs | |||||||||||
Family | Athlon MP | ||||||||||
Locked | Yes | ||||||||||
Frequency | 2,000 MHz | ||||||||||
Bus type | FSB | ||||||||||
Bus speed | 133 MHz | ||||||||||
Bus rate | 266 MT/s | ||||||||||
Clock multiplier | 15 | ||||||||||
CPUID | 680, 681 | ||||||||||
Microarchitecture | |||||||||||
Microarchitecture | K7 | ||||||||||
Platform | Athlon MP | ||||||||||
Chipset | AMD-760MP | ||||||||||
Core Name | Thoroughbred | ||||||||||
Core Family | 6 | ||||||||||
Core Model | 8 | ||||||||||
Core Stepping | 0, 1 | ||||||||||
Process | 130 nm | ||||||||||
Transistors | 37,200,000 | ||||||||||
Technology | CMOS | ||||||||||
Die | 85 mm² | ||||||||||
Word Size | 32 bit | ||||||||||
Cores | 1 | ||||||||||
Threads | 1 | ||||||||||
Max Memory | 4 GiB | ||||||||||
Multiprocessing | |||||||||||
Max SMP | 2-Way (Multiprocessor) | ||||||||||
Electrical | |||||||||||
Vcore | 1.65 V | ||||||||||
TDP | 60 W | ||||||||||
TDP (Typical) | 54.6 W | ||||||||||
Tjunction | 0 °C – 90 °C | ||||||||||
Tcase | 0 °C – 90 °C | ||||||||||
Tstorage | -40 °C – 100 °C | ||||||||||
Packaging | |||||||||||
|
The Athlon MP 2400+ (OPN AMSN2400DKT3C) based on the Thoroughbred core was a 32-bit x86 multiprocessor developed by AMD and introduced in late 2002 for the server and workstation market. This MPU operated at 2 GHz with a FSB transfer rate of 266 MT/s (x15 multiplier), was manufactured on a newer 130 nm copper processor technology in Fab 30 in Dresden, Germany.
Cache[edit]
- Main article: K7 § Cache
![]() |
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
||||||||||||||||||||||||
|
Graphics[edit]
This MPU has no integrated graphics processing unit.
Features[edit]
[Edit/Modify Supported Features]
![]() |
Supported x86 Extensions & Processor Features
|
|||||||||||||||||||||||
|
- Advanced Configuration and Power Interface
- Halt State
- Stop Grant State
Documents[edit]
Datasheets[edit]
- AMD Athlon MP Processor Model 8 Data Sheet for Multiprocessor Platforms; Publication # 25722 Rev. E; Issue Date: March 2003.
Others[edit]
- System Considerations for Dual AMD Athlon MP Processors in Tower and 1U Form Factors; Publication # 25325; Rev: B; August 2002.
Facts about "Athlon MP 2400+ - AMD"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Athlon MP 2400+ - AMD#package + |
base frequency | 2,000 MHz (2 GHz, 2,000,000 kHz) + |
bus rate | 266 MT/s (0.266 GT/s, 266,000 kT/s) + |
bus speed | 133 MHz (0.133 GHz, 133,000 kHz) + |
bus type | FSB + |
chipset | AMD-760MP + |
clock multiplier | 15 + |
core count | 1 + |
core family | 6 + |
core model | 8 + |
core name | Thoroughbred + |
core stepping | 0 + and 1 + |
core voltage | 1.65 V (16.5 dV, 165 cV, 1,650 mV) + |
cpuid | 680 + and 681 + |
designer | AMD + |
die area | 85 mm² (0.132 in², 0.85 cm², 85,000,000 µm²) + |
family | Athlon MP + |
first announced | December 10, 2002 + |
first launched | December 10, 2002 + |
full page name | amd/athlon mp/amsn2400dkt3c + |
has amd smartmp technology | true + |
has feature | SmartMP Technology +, ACPI +, Halt State + and Stop Grant State + |
has locked clock multiplier | true + |
has multiprocessing support | true + |
instance of | microprocessor + |
l1$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l1d$ description | 2-way set associative + |
l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l1i$ description | 2-way set associative + |
l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l2$ description | 16-way set associative + |
l2$ size | 0.25 MiB (256 KiB, 262,144 B, 2.441406e-4 GiB) + |
ldate | December 10, 2002 + |
manufacturer | AMD + |
market segment | Server + |
max case temperature | 363.15 K (90 °C, 194 °F, 653.67 °R) + |
max cpu count | 2 + |
max junction temperature | 363.15 K (90 °C, 194 °F, 653.67 °R) + |
max memory | 4,096 MiB (4,194,304 KiB, 4,294,967,296 B, 4 GiB, 0.00391 TiB) + |
max storage temperature | 373.15 K (100 °C, 212 °F, 671.67 °R) + |
microarchitecture | K7 + |
min case temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
min junction temperature | 273.15 K (0 °C, 32 °F, 491.67 °R) + |
min storage temperature | 233.15 K (-40 °C, -40 °F, 419.67 °R) + |
model number | Athlon MP 2400+ + |
name | AMD Athlon MP 2400+ + |
package | OPGA-453 + |
part number | AMSN2400DKT3C + |
platform | Athlon MP + |
process | 130 nm (0.13 μm, 1.3e-4 mm) + |
release price | $ 228.00 (€ 205.20, £ 184.68, ¥ 23,559.24) + |
smp max ways | 2 + |
tdp | 60 W (60,000 mW, 0.0805 hp, 0.06 kW) + |
tdp (typical) | 54.6 W (54,600 mW, 0.0732 hp, 0.0546 kW) + |
technology | CMOS + |
thread count | 1 + |
transistor count | 37,200,000 + |
word size | 32 bit (4 octets, 8 nibbles) + |