From WikiChip
Difference between revisions of "intel/core i5/i5-8500b"
Line 30: | Line 30: | ||
{{unknown features}} | {{unknown features}} | ||
+ | |||
+ | |||
+ | |||
+ | == Cache == | ||
+ | {{main|intel/microarchitectures/coffee_lake#Memory_Hierarchy|l1=Coffee Lake § Cache}} | ||
+ | {{cache size | ||
+ | |l1 cache=386 KiB | ||
+ | |l1i cache=192 KiB | ||
+ | |l1i break=6x32 KiB | ||
+ | |l1i desc=8-way set associative | ||
+ | |l1d cache=192 KiB | ||
+ | |l1d break=6x32 KiB | ||
+ | |l1d desc=8-way set associative | ||
+ | |l1d policy=write-back | ||
+ | |l2 cache=1.5 MiB | ||
+ | |l2 break=6x256 KiB | ||
+ | |l2 desc=4-way set associative | ||
+ | |l2 policy=write-back | ||
+ | |l3 cache=9 MiB | ||
+ | |l3 break=6x1.5 MiB | ||
+ | |l3 desc=12-way set associative | ||
+ | |l3 policy=write-back | ||
+ | }} |
Revision as of 15:01, 24 November 2017
Template:mpu Core i5-8500B is a 64-bit hexa-core mid-range performance x86 microprocessor set to be introduced by Intel in 2018. This processor, which is based on the Coffee Lake microarchitecture, is manufactured on Intel's 3rd generation enhanced 14nm++ process.
Cache
- Main article: Coffee Lake § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Facts about "Core i5-8500B - Intel"
l1$ size | 386 KiB (395,264 B, 0.377 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 192 KiB (196,608 B, 0.188 MiB) + |
l1i$ description | 8-way set associative + |
l1i$ size | 192 KiB (196,608 B, 0.188 MiB) + |
l2$ description | 4-way set associative + |
l2$ size | 1.5 MiB (1,536 KiB, 1,572,864 B, 0.00146 GiB) + |
l3$ description | 12-way set associative + |
l3$ size | 9 MiB (9,216 KiB, 9,437,184 B, 0.00879 GiB) + |