From WikiChip
Difference between revisions of "ibm/microarchitectures/z900"
(Created page with "{{ibm title|z900|arch}} {{microarchitecture |atype=CPU |name=z900 |designer=IBM |manufacturer=IBM }} '''z900''' was a z/Architecture-based microarchitecture designed by ...") |
|||
(2 intermediate revisions by the same user not shown) | |||
Line 5: | Line 5: | ||
|designer=IBM | |designer=IBM | ||
|manufacturer=IBM | |manufacturer=IBM | ||
+ | |introduction=October 3, 2000 | ||
+ | |phase-out=June 30, 2006 | ||
+ | |process=0.180 µm | ||
+ | |cores=12 | ||
+ | |cores 2=20 | ||
+ | |type=Scalar | ||
+ | |type 2=Pipelined | ||
+ | |oooe=No | ||
+ | |speculative=Yes | ||
+ | |renaming=No | ||
+ | |stages=7 | ||
+ | |isa=z/Architecture | ||
+ | |l1i=256 KiB | ||
+ | |l1i per=core | ||
+ | |l1d=256 KiB | ||
+ | |l1d per=core | ||
+ | |l2=8-16 MiB | ||
+ | |l2 per=cluster | ||
+ | |predecessor=ESA/390 G6 | ||
+ | |predecessor link=ibm/microarchitectures/esa-390 g6 | ||
+ | |successor=z990 | ||
+ | |successor link=ibm/microarchitectures/z990 | ||
}} | }} | ||
'''z900''' was a [[z/Architecture]]-based microarchitecture designed by [[IBM]] and introduced in 2000 for their {{ibm|z900}} processors and 2064-series mainframes. | '''z900''' was a [[z/Architecture]]-based microarchitecture designed by [[IBM]] and introduced in 2000 for their {{ibm|z900}} processors and 2064-series mainframes. | ||
+ | |||
+ | ==Process Technology== | ||
+ | The z900 microprocessors were manufactured on [[IBM]]'s [[0.180 µm process]] bulk technology with copper interconnections. | ||
+ | |||
+ | == Architecture == | ||
+ | === Key changes from {{\\|ESA/390 G6}} === | ||
+ | {{empty section}} | ||
+ | |||
+ | == Overview == | ||
+ | {{empty section}} | ||
+ | |||
+ | == Die == | ||
+ | {{empty section}} |
Latest revision as of 17:40, 19 July 2017
Edit Values | |
z900 µarch | |
General Info | |
Arch Type | CPU |
Designer | IBM |
Manufacturer | IBM |
Introduction | October 3, 2000 |
Phase-out | June 30, 2006 |
Process | 0.180 µm |
Core Configs | 12, 20 |
Pipeline | |
Type | Scalar, Pipelined |
OoOE | No |
Speculative | Yes |
Reg Renaming | No |
Stages | 7 |
Instructions | |
ISA | z/Architecture |
Cache | |
L1I Cache | 256 KiB/core |
L1D Cache | 256 KiB/core |
L2 Cache | 8-16 MiB/cluster |
Succession | |
z900 was a z/Architecture-based microarchitecture designed by IBM and introduced in 2000 for their z900 processors and 2064-series mainframes.
Process Technology[edit]
The z900 microprocessors were manufactured on IBM's 0.180 µm process bulk technology with copper interconnections.
Architecture[edit]
Key changes from ESA/390 G6[edit]
This section is empty; you can help add the missing info by editing this page. |
Overview[edit]
This section is empty; you can help add the missing info by editing this page. |
Die[edit]
This section is empty; you can help add the missing info by editing this page. |
Facts about "z900 - Microarchitectures - IBM"
codename | z900 + |
core count | 12 + and 20 + |
designer | IBM + |
first launched | October 3, 2000 + |
full page name | ibm/microarchitectures/z900 + |
instance of | microarchitecture + |
instruction set architecture | z/Architecture + |
manufacturer | IBM + |
microarchitecture type | CPU + |
name | z900 + |
phase-out | June 30, 2006 + |
pipeline stages | 7 + |
process | 180 nm (0.18 μm, 1.8e-4 mm) + |