Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "amd/athlon mp/amp1600dms3c"
(+cache) |
(→Cache) |
||
| Line 85: | Line 85: | ||
|l1d desc=2-way set associative | |l1d desc=2-way set associative | ||
|l1d extra= | |l1d extra= | ||
| − | |l2 cache= | + | |l2 cache=256 KiB |
| − | |l2 break= | + | |l2 break=1x256 KiB |
|l2 desc=16-way set associative | |l2 desc=16-way set associative | ||
|l2 extra= | |l2 extra= | ||
Revision as of 00:39, 17 November 2016
Template:mpu The Athlon MP 1600+ (OPN AMP1600DMS3C) based on the Palomino core was a 32-bit x86 multiprocessor developed by AMD and introduced in late 2001 for the server and workstation market. This MPU operated at 1.4 GHz with a FSB transfer rate of 266 MT/s (x10.5 multiplier). This processor, which was based on the K7 microarchitecture, was manufactured on a mature 180 nm copper interconnect technology at AMD's Fab 30 in Dresden, Germany.
Cache
- Main article: K7 § Cache
| Cache Info [Edit Values] | ||
| L1I$ | 64 KiB 65,536 B 0.0625 MiB |
1x64 KiB 2-way set associative |
| L1D$ | 64 KiB 65,536 B 0.0625 MiB |
1x64 KiB 2-way set associative |
| L2$ | 256 KiB 0.25 MiB 262,144 B 2.441406e-4 GiB |
1x256 KiB 16-way set associative |
Facts about "Athlon MP 1600+ - AMD"
| l1d$ description | 2-way set associative + |
| l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
| l1i$ description | 2-way set associative + |
| l1i$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
| l2$ description | 16-way set associative + |
| l2$ size | 0.25 MiB (256 KiB, 262,144 B, 2.441406e-4 GiB) + |