From WikiChip
Difference between revisions of "amd/athlon mp"
< amd

(Models)
Line 35: Line 35:
  
 
== Models ==
 
== Models ==
{{empty section}}
+
 
 +
=== {{amd|Palomino|l=core}} Core ===
 +
Palomino-based microprocessors were manufactured on AMD's mature [[180 nm process]] copper interconnect technology at Fab 30 foundry in [[wikipedia:Dresden, Germany|Dresden, Germany]]. The core implements an exclusive 256 [[KiB]] [[L2$]] and a 128 KiB [[L1$]]. As with all [[Socket A]] processors ({{decc|EV6}} system bus), Athlon MP operate on a 133 MHz FSB DDR (double data rate) yielding an effective 266 MT/s transfer rate. These processors support {{x86|MMX}}, {{x86|SSE}}, {{x86|Enhanced 3DNow!}}, and {{amd|SmartMP Technology}}. AMD came short with Palomino by not supporting {{x86|SSE2}} which came out in the various {{intel|Pentium 4}} that were released by [[Intel]] around the same time.
  
 
== Documents ==
 
== Documents ==

Revision as of 20:41, 16 November 2016

Athlon MP
AMD Athlon MP logo.svg
Athlon MP logo
Developer AMD
Manufacturer AMD
Type Microprocessors
Introduction June 5, 2001 (announced)
October 9, 2001 (launch)
Architecture Server x86 multiprocessors
ISA x86
µarch K7
Word size 32 bit
4 octets
8 nibbles
Process 180 nm
0.18 μm
1.8e-4 mm
, 130 nm
0.13 μm
1.3e-4 mm
Technology CMOS
Clock 1,000 MHz-2,130 MHz
Package CPGA-453
Socket Socket A
Succession
Athlon Opteron

Athlon MP (Athlon Multiprocessor) was a family of 32-bit x86 server multiprocessors designed by AMD specifically for the server and workstations market. Athlon MP was AMD's first multiprocessing-capable platform.

Overview

AMD announced their first multiprocessing-capable platform at Computex Taipei on June 5th, 2001. The platform includes the Athlon MP processors as well as the AMD-760MP northbridge chipset. AMD-760MP supports one- and two-way setups and Double Data Rate (DDR) memory operating at 133 MHz. At the time, AMD's vice president for their servers group stated Athlon MP processor delivers up to 38% higher performance over their competition (presumably referring to Xeon).

Models

Palomino Core

Palomino-based microprocessors were manufactured on AMD's mature 180 nm process copper interconnect technology at Fab 30 foundry in Dresden, Germany. The core implements an exclusive 256 KiB L2$ and a 128 KiB L1$. As with all Socket A processors (EV6 system bus), Athlon MP operate on a 133 MHz FSB DDR (double data rate) yielding an effective 266 MT/s transfer rate. These processors support MMX, SSE, Enhanced 3DNow!, and SmartMP Technology. AMD came short with Palomino by not supporting SSE2 which came out in the various Pentium 4 that were released by Intel around the same time.

Documents

Datasheets

Others

Facts about "Athlon MP - AMD"
designerAMD +
first announcedJune 5, 2001 +
first launchedOctober 9, 2001 +
full page nameamd/athlon mp +
instance ofmicroprocessor family +
instruction set architecturex86 +
main designerAMD +
manufacturerAMD +
microarchitectureK7 +
nameAthlon MP +
packageCPGA-453 +
process180 nm (0.18 μm, 1.8e-4 mm) + and 130 nm (0.13 μm, 1.3e-4 mm) +
socketSocket A +
technologyCMOS +
word size32 bit (4 octets, 8 nibbles) +