From WikiChip
Difference between revisions of "intel/microarchitectures/ice lake (client)"
< intel‎ | microarchitectures

Line 14: Line 14:
 
| successor link  = intel/microarchitectures/tigerlake
 
| successor link  = intel/microarchitectures/tigerlake
 
}}
 
}}
−
'''Icelake''' is a planned [[microarchitecture]] by [[Intel]] as a successor to {{\\|Cannonlake}}. Icelake is expected to be fabricated using a [[10 nm process]].
+
'''Icelake''' is a planned [[microarchitecture]] by [[Intel]] as a successor to {{\\|Cannonlake}}. Icelake is expected to be fabricated using a [[10 nm process]]. Icelake is the "Architecture" microarchitecture as part of Intel's {{intel|PAO}} model.

Revision as of 06:58, 16 September 2016

Edit Values
Icelake µarch
General Info
ERROR: "atype" is missing!

Icelake is a planned microarchitecture by Intel as a successor to Cannonlake. Icelake is expected to be fabricated using a 10 nm process. Icelake is the "Architecture" microarchitecture as part of Intel's PAO model.

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/microarchitectures/ice_lake_(client)&oldid=24849"
Facts about "Ice Lake (client) - Microarchitectures - Intel"
RDF feed
codenameIcelake +
nameIcelake +