From WikiChip
Difference between revisions of "intel/microarchitectures/ice lake (client)"
< intel‎ | microarchitectures

Line 11: Line 11:
 
| predecessor link = intel/microarchitectures/cannonlake
 
| predecessor link = intel/microarchitectures/cannonlake
 
| successor        = Tigerlake
 
| successor        = Tigerlake
−
| successor link  = intel/microarchitectures/Tigerlake
+
| successor link  = intel/microarchitectures/tigerlake
 
}}
 
}}
 
'''Icelake''' is a planned [[microarchitecture]] by [[Intel]] as a successor to {{\\|Cannonlake}}. Icelake is expected to be fabricated using a [[7 nm]] or [[10 nm]] process.
 
'''Icelake''' is a planned [[microarchitecture]] by [[Intel]] as a successor to {{\\|Cannonlake}}. Icelake is expected to be fabricated using a [[7 nm]] or [[10 nm]] process.

Revision as of 23:35, 14 April 2016

Edit Values
Icelake µarch
General Info
ERROR: "atype" is missing!

Icelake is a planned microarchitecture by Intel as a successor to Cannonlake. Icelake is expected to be fabricated using a 7 nm or 10 nm process.

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/microarchitectures/ice_lake_(client)&oldid=16876"
Facts about "Ice Lake (client) - Microarchitectures - Intel"
RDF feed
codenameIcelake +
nameIcelake +