(5 intermediate revisions by 2 users not shown) | |||
Line 1: | Line 1: | ||
− | + | {{intel title|Quark}} | |
+ | {{ic family | ||
+ | | title = Intel Quark | ||
+ | | image = intel quark.jpg | ||
+ | | image size = 124px | ||
+ | | caption = Intel Quark (sticker logo) | ||
+ | | developer = Intel | ||
+ | | manufacturer = Intel | ||
+ | | type = system on chips | ||
+ | | type 2 = microcontrollers | ||
+ | | first announced = September 10, 2013 | ||
+ | | first launched = December 10, 2013 | ||
+ | | isa = IA-32 | ||
+ | | word = 32 bit | ||
+ | | proc = 32 nm | ||
+ | | tech = CMOS | ||
+ | | clock = 400 MHz | ||
+ | | clock min = 32 MHz | ||
+ | | clock max = <!-- clock max speed, e.g. "900 MHz" --> | ||
+ | | package = QFN40 | ||
+ | | package 2 = LQFN40 | ||
+ | | socket = BGA | ||
+ | }} | ||
+ | '''Quark''' is a [[microprocessor family|family]] of {{arch|32}} [[microcontroller]]s developed by [[Intel]] first announced on September 10, 2013 at the Intel Developer Forum. The family consists of both [[system on a chip]]s and [[microcontroller]]s. These chips are designed to be smaller, use less power, and less powerful than Atom, specifically targeting Internet of Things - where lower power and size take priority over higher performance. Quark's architecture is designed to be Pentium ISA compatible. Intel announced that the first Quark core is one-fifth the size of the 22-nanometer {{intel|Atom}} designed for smartphones, and operates at a tenth of the power. Quark was intended to be an open architecture, however this does not include licensing the core itself, but rather to allow others to integrate their own IP such as co-processors | ||
− | Intel | + | == Collaboration with Arduino == |
+ | On December 10, 2013 Intel Corporation CEO Brian Krzanich announced a collaboration agreement with [[Arduino LLC]]. Krzanich also unveiled the {{intel|Galileo}} board, the first product in a new family of [[List of Arduino boards|Arduino-compatible]] development boards featuring Intel architecture<ref>[http://efytimes.com/e1/123793/Intel-CEO-Announces-Collaboration-With-Arduino-To-Inspire-Creativity-Learning-And-Invention-With-Makers-And-Students Intel CEO Announces Collaboration With Arduino To Inspire Creativity, Learning And Invention With Makers And Students]</ref>. | ||
− | == | + | == Members == |
− | + | === System on a chip === | |
− | + | {| class="wikitable sortable" | |
− | == | + | |- |
+ | ! colspan="9" | Quark SoC Microprocessors | ||
+ | |- | ||
+ | ! Number !! Launch Date !! Cores !! Threads !! Clock !! Lithography !! TDP !! L2$ !! Socket | ||
+ | |- | ||
+ | | {{\|X1000}} || October 8, 2013 || 1 || 1 || 400 MHz || 32 nm || 2.2 W || 16kB || [[FCBGA393]] | ||
+ | |- | ||
+ | | {{\|X1001}} || April 11, 2014 || 1 || 1 || 400 MHz || 32 nm || 2.2 W || 16kB || [[FCBGA393]] | ||
+ | |- | ||
+ | | {{\|X1010}} || March 14, 2014 || 1 || 1 || 400 MHz || 32 nm || 2.2 W || 16kB || [[FCBGA393]] | ||
+ | |- | ||
+ | | {{\|X1011}} || April 11, 2014 || 1 || 1 || 400 MHz || 32 nm || 2.2 W || 16kB || [[FCBGA393]] | ||
+ | |- | ||
+ | | {{\|X1020}} || May 2, 2014 || 1 || 1 || 400 MHz || 32 nm || 2.2 W || 16kB || [[FCBGA393]] | ||
+ | |- | ||
+ | | {{\|X1020D}} || March 15, 2014 || 1 || 1 || 400 MHz || 32 nm || 2.2 W || 16kB || [[FCBGA393]] | ||
+ | |- | ||
+ | | {{\|X1021}} || May 2, 2014 || 1 || 1 || 400 MHz || 32 nm || 2.2 W || 16kB || [[FCBGA393]] | ||
+ | |- | ||
+ | | {{\|X1021D}} || April 11, 2014 || 1 || 1 || 400 MHz || 32 nm || 2.2 W || 16kB || [[FCBGA393]] | ||
+ | |} | ||
+ | === Microcontrollers === | ||
+ | The Quark microcontrollers have a Pentium x86-compatible instruction set without the x87 floating point unit. | ||
{| class="wikitable sortable" | {| class="wikitable sortable" | ||
|- | |- | ||
− | ! colspan=" | + | ! colspan="12" | Quark SoC Microprocessors |
|- | |- | ||
− | ! Number !! Launch Date !! Cores !! Threads !! Clock !! | + | ! Number !! Launch Date !! GP I/O !! Timers !! RAM !! Flash (Inst/Prog) !! Cores !! Threads !! Clock !! TDP !! L2$ !! Package |
|- | |- | ||
− | | | + | | {{\|D1000}} || November 3, 2015 || 24 || 2 32-bit (GP) || 8kB || 32kB/8kB || 1 || 1 || 1 - 32 MHz || 0.0016 W - 0.025 W || 0 kB || [[QFN40]] |
+ | |- | ||
+ | | {{\|D2000}} || November 3, 2015 || 25 || 2 32-bit (GP) || 8kB || 32kB/8kB || 1 || 1 || 1 - 32 MHz|| 0.0016 W - 0.025 W || 0 kB || [[LQFN40]] | ||
|} | |} | ||
+ | == Architecture == | ||
+ | {{empty section}} | ||
== References == | == References == | ||
{{reflist}} | {{reflist}} | ||
+ | |||
{{DEFAULTSORT:Quark, Intel}} | {{DEFAULTSORT:Quark, Intel}} | ||
− | + | {{stub}} | |
− | |||
− | |||
− | |||
− |
Latest revision as of 03:31, 15 February 2016
Intel Quark | |
![]() | |
Intel Quark (sticker logo) | |
Developer | Intel |
Manufacturer | Intel |
Type | system on chips, microcontrollers |
Introduction | September 10, 2013 (announced) December 10, 2013 (launch) |
ISA | IA-32 |
Word size | 32 bit 4 octets
8 nibbles |
Process | 32 nm 0.032 μm
3.2e-5 mm |
Technology | CMOS |
Clock | 32 MHz |
Package | QFN40, LQFN40 |
Socket | BGA |
Quark is a family of 32-bit microcontrollers developed by Intel first announced on September 10, 2013 at the Intel Developer Forum. The family consists of both system on a chips and microcontrollers. These chips are designed to be smaller, use less power, and less powerful than Atom, specifically targeting Internet of Things - where lower power and size take priority over higher performance. Quark's architecture is designed to be Pentium ISA compatible. Intel announced that the first Quark core is one-fifth the size of the 22-nanometer Atom designed for smartphones, and operates at a tenth of the power. Quark was intended to be an open architecture, however this does not include licensing the core itself, but rather to allow others to integrate their own IP such as co-processors
Contents
Collaboration with Arduino[edit]
On December 10, 2013 Intel Corporation CEO Brian Krzanich announced a collaboration agreement with Arduino LLC. Krzanich also unveiled the Galileo board, the first product in a new family of Arduino-compatible development boards featuring Intel architecture[1].
Members[edit]
System on a chip[edit]
Quark SoC Microprocessors | ||||||||
---|---|---|---|---|---|---|---|---|
Number | Launch Date | Cores | Threads | Clock | Lithography | TDP | L2$ | Socket |
X1000 | October 8, 2013 | 1 | 1 | 400 MHz | 32 nm | 2.2 W | 16kB | FCBGA393 |
X1001 | April 11, 2014 | 1 | 1 | 400 MHz | 32 nm | 2.2 W | 16kB | FCBGA393 |
X1010 | March 14, 2014 | 1 | 1 | 400 MHz | 32 nm | 2.2 W | 16kB | FCBGA393 |
X1011 | April 11, 2014 | 1 | 1 | 400 MHz | 32 nm | 2.2 W | 16kB | FCBGA393 |
X1020 | May 2, 2014 | 1 | 1 | 400 MHz | 32 nm | 2.2 W | 16kB | FCBGA393 |
X1020D | March 15, 2014 | 1 | 1 | 400 MHz | 32 nm | 2.2 W | 16kB | FCBGA393 |
X1021 | May 2, 2014 | 1 | 1 | 400 MHz | 32 nm | 2.2 W | 16kB | FCBGA393 |
X1021D | April 11, 2014 | 1 | 1 | 400 MHz | 32 nm | 2.2 W | 16kB | FCBGA393 |
Microcontrollers[edit]
The Quark microcontrollers have a Pentium x86-compatible instruction set without the x87 floating point unit.
Quark SoC Microprocessors | |||||||||||
---|---|---|---|---|---|---|---|---|---|---|---|
Number | Launch Date | GP I/O | Timers | RAM | Flash (Inst/Prog) | Cores | Threads | Clock | TDP | L2$ | Package |
D1000 | November 3, 2015 | 24 | 2 32-bit (GP) | 8kB | 32kB/8kB | 1 | 1 | 1 - 32 MHz | 0.0016 W - 0.025 W | 0 kB | QFN40 |
D2000 | November 3, 2015 | 25 | 2 32-bit (GP) | 8kB | 32kB/8kB | 1 | 1 | 1 - 32 MHz | 0.0016 W - 0.025 W | 0 kB | LQFN40 |
Architecture[edit]
![]() |
This section is empty; you can help add the missing info by editing this page. |
References[edit]
![]() |
This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information. |
designer | Intel + |
first announced | September 10, 2013 + |
first launched | December 10, 2013 + |
full page name | intel/quark + |
instance of | system on a chip family + and microcontroller family + |
instruction set architecture | IA-32 + |
main designer | Intel + |
manufacturer | Intel + |
name | Intel Quark + |
package | QFN40 + and LQFN40 + |
process | 32 nm (0.032 μm, 3.2e-5 mm) + |
socket | BGA + |
technology | CMOS + |
word size | 32 bit (4 octets, 8 nibbles) + |