From WikiChip
Difference between revisions of "Template:logic gate"

Line 21: Line 21:
 
|
 
|
 
{| style="width:100%;"
 
{| style="width:100%;"
−
| [[buffer gate|Buffer]] || [[Tri-state Buffer]] || [[NOT]]
+
| [[buffer gate|Buffer]] || [[TriBuffer]] || [[NOT]]
 
|-
 
|-
 
| [[AND]] || [[OR]] || [[XOR]]
 
| [[AND]] || [[OR]] || [[XOR]]
Line 28: Line 28:
 
|-
 
|-
 
| [[IMPLY]] || [[NIMPLY]] || [[INH]]
 
| [[IMPLY]] || [[NIMPLY]] || [[INH]]
 +
|-
 +
| [[Transmission gate|Trans]] || [[AOI]] || [[OAI]]
 
|}
 
|}
 
|}
 
|}

Revision as of 14:27, 21 November 2015


AND Gate
ANSI Symbol
and gate (ansi).svg
Functional
and gate functional.gif
Truth Table
Inputs Outputs
A B Q
0 0 0
0 1 0
1 0 0
1 1 1
Other Gates
Buffer TriBuffer NOT
AND OR XOR
NAND NOR XNOR
Trans AOI OAI
MAJ INH IMPLY
NIMPLY
Other Components
Plexers
MUX DEMUX Encoder
Decoder Pri-Encoder
ALU
Adder Subtractor Multiplier
Divider Shifter Rotator
MAC Comparator Negator
Memory
D latch D flip-flop SR latch
JK flip-flop T flip-flop Register
Register file SRAM Counter
ROM CAM DRAM
I/O
Shift register SIPO PISO
ADC DAC 
{{logic gate
|title = AND Gate
|name = AND
}}
Retrieved from "https://en.wikichip.org/w/index.php?title=Template:logic_gate&oldid=12655"