Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "Template:interconnect arch"
m (Reverted edits by 195.154.255.194 (talk) to last revision by David) |
(fixed) |
||
| (One intermediate revision by one other user not shown) | |||
| Line 5: | Line 5: | ||
<tr><td class="header" colspan="2">Concepts</td></tr> | <tr><td class="header" colspan="2">Concepts</td></tr> | ||
<tr><td colspan="2"> | <tr><td colspan="2"> | ||
| + | * [[Network On A Chip]] (NOC) | ||
* [[System Bus]] | * [[System Bus]] | ||
| − | |||
</td></tr> | </td></tr> | ||
<tr><td class="header" colspan="2">General</td></tr> | <tr><td class="header" colspan="2">General</td></tr> | ||
<tr><td colspan="2"> | <tr><td colspan="2"> | ||
{{collist | {{collist | ||
| − | | count = | + | | count = 2 |
| | | | ||
| − | |||
* [[CAPI]] | * [[CAPI]] | ||
| + | * {{cavium|CCPI}} | ||
* [[ccix|CCIX]] | * [[ccix|CCIX]] | ||
| − | * | + | * [[accelerated graphics port|AGP]] |
| − | * {{ibm|DMI}} (IBM) | + | * {{ibm|DMI}} ([[IBM]]) |
| − | * {{intel|DMI}} ( | + | * {{intel|DMI}} ([[Intel]]) |
| − | + | ||
| − | |||
* {{hisilicon|Hydra}} | * {{hisilicon|Hydra}} | ||
* [[hypertransport|HT]] | * [[hypertransport|HT]] | ||
| − | * | + | * [[Gen-Z]] |
| + | * [[extended industry standard architecture|EISA]] | ||
* [[industry standard architecture|ISA]] | * [[industry standard architecture|ISA]] | ||
| − | * {{ | + | * {{amd|infinity fabric|IF}} ([[AMD]]) |
| + | |||
* [[micro channel|Micro Channel]] | * [[micro channel|Micro Channel]] | ||
* [[Multibus]] | * [[Multibus]] | ||
| Line 32: | Line 33: | ||
* [[peripheral component interconnect express|PCIe]] | * [[peripheral component interconnect express|PCIe]] | ||
* [[pci extensions for instrumentation|PXI]] | * [[pci extensions for instrumentation|PXI]] | ||
| − | * [[ | + | |
| − | + | * [[Unibus]] | |
* [[S-100]] | * [[S-100]] | ||
* [[SS-50]] | * [[SS-50]] | ||
| − | * [[ | + | * {{tsmc|LIPINCON}} ([[TSMC]]) |
| − | * {{intel|ultrapath interconnect|UPI}} | + | * [[Q-Bus]] |
| + | * {{intel|quickpath interconnect|QPI}} ([[Intel]]) | ||
| + | * {{intel|ultrapath interconnect|UPI}} ([[Intel]]) | ||
* [[vesa local bus|VLB]] | * [[vesa local bus|VLB]] | ||
}} | }} | ||
| Line 43: | Line 46: | ||
<tr><td class="header" colspan="2">Peripheral</td></tr> | <tr><td class="header" colspan="2">Peripheral</td></tr> | ||
<tr><td colspan="2"> | <tr><td colspan="2"> | ||
| − | + | ||
* [[access.bus|ACCESS.bus]] | * [[access.bus|ACCESS.bus]] | ||
| + | * [[UNI/O bus]] | ||
* [[centronics interface|Centronics]] | * [[centronics interface|Centronics]] | ||
* [[general purpose interface bus|GPIB]] | * [[general purpose interface bus|GPIB]] | ||
* [[MIDI]] | * [[MIDI]] | ||
| + | * [[1-wire|1-Wire]] | ||
* [[RS-232]] | * [[RS-232]] | ||
* [[RS-422]] | * [[RS-422]] | ||
* [[RS-423]] | * [[RS-423]] | ||
| − | |||
</td></tr> | </td></tr> | ||
<tr><td class="header" colspan="2">Storage Devices</td></tr> | <tr><td class="header" colspan="2">Storage Devices</td></tr> | ||
<tr><td colspan="2"> | <tr><td colspan="2"> | ||
| − | |||
* [[parallel ata|PATA]] | * [[parallel ata|PATA]] | ||
* [[serial ata|SATA]] | * [[serial ata|SATA]] | ||
| Line 61: | Line 64: | ||
* [[serial storage architecture|SSA]] | * [[serial storage architecture|SSA]] | ||
* [[small computer system interface|SCSI]] | * [[small computer system interface|SCSI]] | ||
| + | * [[nvm express|NVMe]] | ||
</td></tr> | </td></tr> | ||
<tr><td class="header" colspan="2">Audio Devices</td></tr> | <tr><td class="header" colspan="2">Audio Devices</td></tr> | ||
Latest revision as of 21:29, 17 November 2025
| Interconnect Architectures | |
 | |
| Concepts | |
| |
| General | |
| Peripheral | |
| Storage Devices | |
| Audio Devices | |