From WikiChip
Difference between revisions of "cavium/thunderx2/cn9980"
(fixed) |
|||
| (3 intermediate revisions by 3 users not shown) | |||
| Line 6: | Line 6: | ||
|manufacturer=TSMC | |manufacturer=TSMC | ||
|model number=CN9980 | |model number=CN9980 | ||
| − | |part number=CN9980- | + | |part number=CN9980-2500<!--LG4077-Y21-G--> |
| − | |part number 2=CN9980- | + | |part number 2=CN9980-2400<!--LG4077-Y21-G--> |
| − | |part number 3=CN9980- | + | |part number 3=CN9980-2300<!--LG4077-Y21-G--> |
| − | |part number 4=CN9980- | + | |part number 4=CN9980-2200<!--LG4077-Y21-G--> |
| − | |part number 5=CN9980- | + | |part number 5=CN9980-2100<!--LG4077-Y21-G--> |
| − | |part number 6=CN9980- | + | |part number 6=CN9980-2000<!--LG4077-Y21-G--> |
|market=Server | |market=Server | ||
|first announced=May 7, 2018 | |first announced=May 7, 2018 | ||
|first launched=May 7, 2018 | |first launched=May 7, 2018 | ||
|family=ThunderX2 | |family=ThunderX2 | ||
| − | |frequency=2 | + | |frequency=2.5 GHz |
| − | |frequency 2=2 | + | |frequency 2=2.0 GHz |
| − | |||
| − | |||
|isa=ARMv8.1 | |isa=ARMv8.1 | ||
|isa family=ARM | |isa family=ARM | ||
| Line 32: | Line 30: | ||
|package name 1=cavium,fclga_4077 | |package name 1=cavium,fclga_4077 | ||
}} | }} | ||
| − | |||
| − | + | '''ThunderX2 CN9980''' is a {{arch|64}} [[dotriaconta-core]] high-performance [[ARM]] server microprocessor introduced by [[Cavium]] in mid-[[2018]]. The microprocessor, which is based on the {{cavium|Vulcan|l=arch}} microarchitecture, is fabricated on [[TSMC]]'s [[16 nm process]]. | |
| − | {{ | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | | | ||
| − | | | ||
| − | }} | ||
| − | + | Depending on the exact SKU, the CN9980 operates between 2 GHz and 2.5 GHz and supports up to octa-channel DDR4-2666 memory. | |
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
== Expansions == | == Expansions == | ||
| Line 108: | Line 77: | ||
|wmmx=No | |wmmx=No | ||
|wmmx2=No | |wmmx2=No | ||
| − | |pmuv3= | + | |pmuv3=Yes |
|crc32=Yes | |crc32=Yes | ||
|crypto=Yes | |crypto=Yes | ||
| − | |fp= | + | |fp=Yes |
|fp16=No | |fp16=No | ||
|profile=No | |profile=No | ||
| Line 118: | Line 87: | ||
|rdm=No | |rdm=No | ||
}} | }} | ||
| + | |||
| + | == Cache == | ||
| + | {{main|cavium/microarchitectures/vulcan#Memory_Hierarchy|l1=Vulcan § Cache}} | ||
| + | {{cache size | ||
| + | |l1 cache=2 MiB | ||
| + | |l1i cache=1 MiB | ||
| + | |l1i break=32x32 KiB | ||
| + | |l1i desc=8-way set associative | ||
| + | |l1d cache=1 MiB | ||
| + | |l1d break=32x32 KiB | ||
| + | |l1d desc=8-way set associative | ||
| + | |l2 cache=8 MiB | ||
| + | |l2 break=32x256 KiB | ||
| + | |l2 desc=8-way set associative | ||
| + | |l3 cache=32 MiB | ||
| + | |l3 break=32x1 MiB | ||
| + | }} | ||
| + | |||
| + | == Memory controller == | ||
| + | {{memory controller | ||
| + | |type=DDR4-2666 | ||
| + | |ecc=Yes | ||
| + | |max mem=2 TiB | ||
| + | |controllers=2 | ||
| + | |channels=8 | ||
| + | |max bandwidth=158.95 GiB/s | ||
| + | |bandwidth schan=19.87 GiB/s | ||
| + | |bandwidth dchan=39.74 GiB/s | ||
| + | |bandwidth qchan=79.47 GiB/s | ||
| + | |bandwidth hchan=119.21 GiB/s | ||
| + | |bandwidth ochan=158.95 GiB/s | ||
| + | }} | ||
| + | |||
| + | [[Category:cavium]] | ||
Latest revision as of 12:46, 24 March 2025
| Edit Values | |
| ThunderX2 CN9980 | |
| General Info | |
| Designer | Cavium |
| Manufacturer | TSMC |
| Model Number | CN9980 |
| Part Number | CN9980-2500, CN9980-2400, CN9980-2300, CN9980-2200, CN9980-2100, CN9980-2000 |
| Market | Server |
| Introduction | May 7, 2018 (announced) May 7, 2018 (launched) |
| General Specs | |
| Family | ThunderX2 |
| Frequency | 2.5 GHz, 2.0 GHz |
| Microarchitecture | |
| ISA | ARMv8.1 (ARM) |
| Microarchitecture | Vulcan |
| Process | 16 nm |
| Technology | CMOS |
| Word Size | 64 bit |
| Cores | 32 |
| Threads | 128 |
| Max Memory | 2 TiB |
| Multiprocessing | |
| Max SMP | 2-Way (Multiprocessor) |
| Packaging | |
| Package | FCLGA-4077 (LGA) |
| Contacts | 4077 |
ThunderX2 CN9980 is a 64-bit dotriaconta-core high-performance ARM server microprocessor introduced by Cavium in mid-2018. The microprocessor, which is based on the Vulcan microarchitecture, is fabricated on TSMC's 16 nm process.
Depending on the exact SKU, the CN9980 operates between 2 GHz and 2.5 GHz and supports up to octa-channel DDR4-2666 memory.
Contents
Expansions[edit]
Expansion Options |
|||||||||||
|
|||||||||||
Features[edit]
[Edit/Modify Supported Features]
|
Supported ARM Extensions & Processor Features
|
||||||||||||||
|
||||||||||||||
Cache[edit]
- Main article: Vulcan § Cache
|
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
|||||||||||||||||||||||||||||||||||||
Memory controller[edit]
|
Integrated Memory Controller
|
||||||||||||||
|
||||||||||||||
Facts about "ThunderX2 CN9980 - Cavium"
| Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | ThunderX2 CN9980 - Cavium#pcie + |
| base frequency | 2,500 MHz (2.5 GHz, 2,500,000 kHz) + and 2,000 MHz (2 GHz, 2,000,000 kHz) + |
| core count | 32 + |
| designer | Cavium + |
| family | ThunderX2 + |
| first announced | May 7, 2018 + |
| first launched | May 7, 2018 + |
| full page name | cavium/thunderx2/cn9980 + |
| has ecc memory support | true + |
| instance of | microprocessor + |
| isa | ARMv8.1 + |
| isa family | ARM + |
| l1$ size | 2,048 KiB (2,097,152 B, 2 MiB) + |
| l1d$ description | 8-way set associative + |
| l1d$ size | 1,024 KiB (1,048,576 B, 1 MiB) + |
| l1i$ description | 8-way set associative + |
| l1i$ size | 1,024 KiB (1,048,576 B, 1 MiB) + |
| l2$ description | 8-way set associative + |
| l2$ size | 8 MiB (8,192 KiB, 8,388,608 B, 0.00781 GiB) + |
| l3$ size | 32 MiB (32,768 KiB, 33,554,432 B, 0.0313 GiB) + |
| ldate | May 7, 2018 + |
| manufacturer | TSMC + |
| market segment | Server + |
| max cpu count | 2 + |
| max memory | 2,097,152 MiB (2,147,483,648 KiB, 2,199,023,255,552 B, 2,048 GiB, 2 TiB) + |
| max memory bandwidth | 158.95 GiB/s (162,764.8 MiB/s, 170.671 GB/s, 170,671.263 MB/s, 0.155 TiB/s, 0.171 TB/s) + |
| max memory channels | 8 + |
| max sata ports | 2 + |
| max usb ports | 2 + |
| microarchitecture | Vulcan + |
| model number | CN9980 + |
| name | ThunderX2 CN9980 + |
| package | FCLGA-4077 + |
| part number | CN9980-2500 +, CN9980-2400 +, CN9980-2300 +, CN9980-2200 +, CN9980-2100 + and CN9980-2000 + |
| process | 16 nm (0.016 μm, 1.6e-5 mm) + |
| smp max ways | 2 + |
| supported memory type | DDR4-2666 + |
| technology | CMOS + |
| thread count | 128 + |
| word size | 64 bit (8 octets, 16 nibbles) + |