From WikiChip
Difference between revisions of "amd/athlon silver/3050u"
(DAL-3050U) |
|||
(5 intermediate revisions by 3 users not shown) | |||
Line 14: | Line 14: | ||
|locked=Yes | |locked=Yes | ||
|frequency=2,300 MHz | |frequency=2,300 MHz | ||
+ | |turbo frequency=3,200 MHz | ||
|clock multiplier=23 | |clock multiplier=23 | ||
|isa=x86-64 | |isa=x86-64 | ||
Line 25: | Line 26: | ||
|word size=64 bit | |word size=64 bit | ||
|core count=2 | |core count=2 | ||
− | |thread count= | + | |thread count=2 |
+ | |max memory=32 GiB | ||
|max cpus=1 | |max cpus=1 | ||
− | |max | + | |tdp=15 W |
+ | |ctdp down=12 W | ||
+ | |ctdp up=25 W | ||
+ | |package name 1=amd,fp5 | ||
+ | }} | ||
+ | '''Athlon Silver 3050U''' is a {{arch|64}} [[dual-core]] entry-level [[x86]] mobile microprocessor introduced by [[AMD]] in early [[2020]]. This processor is based on AMD's {{amd|Zen|Zen microarchitecture|l=arch}} and is fabricated on a [[14 nm process]]. The 3050U operates at a base frequency of 2.3 GHz with a [[TDP]] of 15 W and a {{amd|precision boost|boost}} of 3.2 GHz. This MPU supports up to 32 GiB of dual-channel DDR4-2400 memory and incorporates {{amd|Radeon Vega 2}} Graphics operating at 1.1 GHz. | ||
+ | |||
+ | This SoC supports a [[configurable TDP|configurable]] TDP-down of 12 W and a TDP-up of 25 W. | ||
+ | |||
+ | == Cache == | ||
+ | {{main|amd/microarchitectures/zen#Memory_Hierarchy|l1=Zen § Cache}} | ||
+ | {{cache size | ||
+ | |l1 cache=192 KiB | ||
+ | |l1i cache=128 KiB | ||
+ | |l1i break=2x64 KiB | ||
+ | |l1i desc=4-way set associative | ||
+ | |l1d cache=64 KiB | ||
+ | |l1d break=2x32 KiB | ||
+ | |l1d desc=8-way set associative | ||
+ | |l1d policy=write-back | ||
+ | |l2 cache=1 MiB | ||
+ | |l2 break=2x512 KiB | ||
+ | |l2 desc=8-way set associative | ||
+ | |l2 policy=write-back | ||
+ | |l3 cache=4 MiB | ||
+ | |l3 break=1x4 MiB | ||
+ | }} | ||
+ | |||
+ | |||
+ | == Memory controller == | ||
+ | {{memory controller | ||
+ | |type=DDR4-2400 | ||
+ | |ecc=Yes | ||
+ | |max mem=32 GiB | ||
+ | |controllers=2 | ||
+ | |channels=2 | ||
+ | |max bandwidth=35.76 GiB/s | ||
+ | |bandwidth schan=17.88 GiB/s | ||
+ | |bandwidth dchan=35.76 GiB/s | ||
+ | }} | ||
+ | |||
+ | |||
+ | == Expansions == | ||
+ | {{expansions main | ||
+ | | | ||
+ | {{expansions entry | ||
+ | |type=PCIe | ||
+ | |pcie revision=3.0 | ||
+ | |pcie lanes=12 | ||
+ | |pcie config=1x16+1x4 | ||
+ | }} | ||
+ | }} | ||
+ | |||
+ | == Graphics == | ||
+ | {{integrated graphics | ||
+ | | gpu = Radeon Vega 2 | ||
+ | | device id = | ||
+ | | designer = AMD | ||
+ | | execution units = 2 | ||
+ | | unified shaders = 128 | ||
+ | | max displays = | ||
+ | | max memory = | ||
+ | | frequency = | ||
+ | | max frequency = 1,100 MHz | ||
+ | |||
+ | | output crt = | ||
+ | | output sdvo = | ||
+ | | output dsi = | ||
+ | | output edp = | ||
+ | | output dp = Yes | ||
+ | | output hdmi = Yes | ||
+ | | output vga = | ||
+ | | output dvi = | ||
+ | |||
+ | | directx ver = 12 | ||
+ | | vulkan ver = 1.1 | ||
+ | | opengl ver = 4.6 | ||
+ | | opencl ver = 2.2 | ||
+ | | hdmi ver = | ||
+ | | dp ver = | ||
+ | | edp ver = | ||
+ | | max res hdmi = | ||
+ | | max res hdmi freq = | ||
+ | | max res dp = | ||
+ | | max res dp freq = | ||
+ | | max res edp = | ||
+ | | max res edp freq = | ||
+ | | max res vga = | ||
+ | | max res vga freq = | ||
+ | }} | ||
+ | {{zen with vega hardware accelerated video table|col=1}} | ||
+ | |||
+ | == Features == | ||
+ | {{x86 features | ||
+ | |real=Yes | ||
+ | |protected=Yes | ||
+ | |smm=Yes | ||
+ | |fpu=Yes | ||
+ | |x8616=Yes | ||
+ | |x8632=Yes | ||
+ | |x8664=Yes | ||
+ | |nx=Yes | ||
+ | |mmx=Yes | ||
+ | |emmx=Yes | ||
+ | |sse=Yes | ||
+ | |sse2=Yes | ||
+ | |sse3=Yes | ||
+ | |ssse3=Yes | ||
+ | |sse41=Yes | ||
+ | |sse42=Yes | ||
+ | |sse4a=Yes | ||
+ | |avx=Yes | ||
+ | |avx2=Yes | ||
+ | |avx512f=No | ||
+ | |avx512cd=No | ||
+ | |avx512er=No | ||
+ | |avx512pf=No | ||
+ | |avx512bw=No | ||
+ | |avx512dq=No | ||
+ | |avx512vl=No | ||
+ | |avx512ifma=No | ||
+ | |avx512vbmi=No | ||
+ | |avx5124fmaps=No | ||
+ | |avx512vnni=No | ||
+ | |avx5124vnniw=No | ||
+ | |avx512vpopcntdq=No | ||
+ | |abm=Yes | ||
+ | |tbm=No | ||
+ | |bmi1=Yes | ||
+ | |bmi2=Yes | ||
+ | |fma3=Yes | ||
+ | |fma4=Yes | ||
+ | |aes=Yes | ||
+ | |rdrand=Yes | ||
+ | |sha=Yes | ||
+ | |xop=No | ||
+ | |adx=Yes | ||
+ | |clmul=Yes | ||
+ | |f16c=Yes | ||
+ | |bfloat16=No | ||
+ | |tbt1=No | ||
+ | |tbt2=No | ||
+ | |tbmt3=No | ||
+ | |bpt=No | ||
+ | |eist=No | ||
+ | |sst=No | ||
+ | |flex=No | ||
+ | |fastmem=No | ||
+ | |ivmd=No | ||
+ | |intelnodecontroller=No | ||
+ | |intelnode=No | ||
+ | |kpt=No | ||
+ | |ptt=No | ||
+ | |intelrunsure=No | ||
+ | |mbe=No | ||
+ | |isrt=No | ||
+ | |sba=No | ||
+ | |mwt=No | ||
+ | |sipp=No | ||
+ | |att=No | ||
+ | |ipt=No | ||
+ | |tsx=No | ||
+ | |txt=No | ||
+ | |ht=No | ||
+ | |vpro=No | ||
+ | |vtx=No | ||
+ | |vtd=No | ||
+ | |ept=No | ||
+ | |mpx=No | ||
+ | |sgx=No | ||
+ | |securekey=No | ||
+ | |osguard=No | ||
+ | |intqat=No | ||
+ | |dlboost=No | ||
+ | |3dnow=No | ||
+ | |e3dnow=No | ||
+ | |smartmp=No | ||
+ | |powernow=No | ||
+ | |amdvi=Yes | ||
+ | |amdv=Yes | ||
+ | |amdsme=No | ||
+ | |amdtsme=No | ||
+ | |amdsev=No | ||
+ | |rvi=No | ||
+ | |smt=Yes | ||
+ | |sensemi=Yes | ||
+ | |xfr=No | ||
+ | |xfr2=No | ||
+ | |mxfr=No | ||
+ | |amdpb=No | ||
+ | |amdpb2=Yes | ||
+ | |amdpbod=No | ||
}} | }} |
Latest revision as of 22:58, 16 November 2024
Edit Values | |
Athlon Silver 3050U | |
General Info | |
Designer | AMD |
Manufacturer | GlobalFoundries |
Model Number | 3050U |
Part Number | YM3050C4T2OFG |
Market | Mobile |
Introduction | January 6, 2020 (announced) January 6, 2020 (launched) |
Shop | Amazon |
General Specs | |
Family | Athlon Silver |
Series | 3000 |
Locked | Yes |
Frequency | 2,300 MHz |
Turbo Frequency | 3,200 MHz |
Clock multiplier | 23 |
Microarchitecture | |
ISA | x86-64 (x86) |
Microarchitecture | Zen |
Core Name | Dali |
Core Family | 23 |
Core Model | 1 |
Process | 14 nm |
Technology | CMOS |
Word Size | 64 bit |
Cores | 2 |
Threads | 2 |
Max Memory | 32 GiB |
Multiprocessing | |
Max SMP | 1-Way (Uniprocessor) |
Electrical | |
TDP | 15 W |
cTDP down | 12 W |
cTDP up | 25 W |
Packaging | |
Package | FP5 |
Package Type | Organic Micro Ball Grid Array |
Dimension | 35 mm × 25 mm |
Pitch | 0.7 mm |
Contacts | 1140 |
Athlon Silver 3050U is a 64-bit dual-core entry-level x86 mobile microprocessor introduced by AMD in early 2020. This processor is based on AMD's Zen microarchitecture and is fabricated on a 14 nm process. The 3050U operates at a base frequency of 2.3 GHz with a TDP of 15 W and a boost of 3.2 GHz. This MPU supports up to 32 GiB of dual-channel DDR4-2400 memory and incorporates Radeon Vega 2 Graphics operating at 1.1 GHz.
This SoC supports a configurable TDP-down of 12 W and a TDP-up of 25 W.
Cache[edit]
- Main article: Zen § Cache
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory. The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC. Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies. Note: All units are in kibibytes and mebibytes. |
|||||||||||||||||||||||||||||||||||||
|
Memory controller[edit]
Integrated Memory Controller
|
||||||||||||||
|
Expansions[edit]
Expansion Options |
|||||
|
Graphics[edit]
Integrated Graphics Information
|
||||||||||||||||||||||||||||||||
|
[Edit] Zen with Radeon Vega Hardware Accelerated Video Capabilities | |||||
---|---|---|---|---|---|
Codec | Encode | Decode | |||
Max FPS | @1080p | @1440p | @2160p | @1080p 4:2:0 | @2160p 4:2:0 |
MPEG-2 (H.262) | 60 FPS | N/A | |||
VC-1 | |||||
VP9 8bpc | 240 FPS | 60 FPS | |||
VP9 10bpc | |||||
MPEG-4 AVC (H.264) 8bpc | 120 FPS | 60 FPS | 30 FPS | ||
MPEG-4 AVC (H.264) 10bpc | |||||
HEVC (H.265) 8bpc | 120 FPS | 60 FPS | 30 FPS | ||
HEVC (H.265) 10bpc | |||||
JPEG/MJPEG 8bpc |
Features[edit]
[Edit/Modify Supported Features]
Supported x86 Extensions & Processor Features
|
||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
|
Facts about "Athlon Silver 3050U - AMD"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Athlon Silver 3050U - AMD#pcie + |
base frequency | 2,300 MHz (2.3 GHz, 2,300,000 kHz) + |
clock multiplier | 23 + |
core count | 2 + |
core family | 23 + |
core model | 1 + |
core name | Dali + |
designer | AMD + |
family | Athlon Silver + |
first announced | January 6, 2020 + |
first launched | January 6, 2020 + |
full page name | amd/athlon silver/3050u + |
has advanced vector extensions | true + |
has advanced vector extensions 2 | true + |
has amd amd-v technology | true + |
has amd amd-vi technology | true + |
has amd precision boost 2 | true + |
has amd sensemi technology | true + |
has ecc memory support | true + |
has feature | Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension +, SenseMI Technology + and Precision Boost 2 + |
has locked clock multiplier | true + |
has simultaneous multithreading | true + |
has x86 advanced encryption standard instruction set extension | true + |
instance of | microprocessor + |
integrated gpu | Radeon Vega 2 + |
integrated gpu designer | AMD + |
integrated gpu execution units | 2 + |
integrated gpu max frequency | 1,100 MHz (1.1 GHz, 1,100,000 KHz) + |
isa | x86-64 + |
isa family | x86 + |
l1$ size | 192 KiB (196,608 B, 0.188 MiB) + |
l1d$ description | 8-way set associative + |
l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
l1i$ description | 4-way set associative + |
l1i$ size | 128 KiB (131,072 B, 0.125 MiB) + |
l2$ description | 8-way set associative + |
l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
l3$ size | 4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) + |
ldate | January 6, 2020 + |
manufacturer | GlobalFoundries + |
market segment | Mobile + |
max cpu count | 1 + |
max memory | 32,768 MiB (33,554,432 KiB, 34,359,738,368 B, 32 GiB, 0.0313 TiB) + |
max memory bandwidth | 35.76 GiB/s (36,618.24 MiB/s, 38.397 GB/s, 38,397.008 MB/s, 0.0349 TiB/s, 0.0384 TB/s) + |
max memory channels | 2 + |
microarchitecture | Zen + |
model number | 3050U + |
name | Athlon Silver 3050U + |
package | FP5 + |
part number | YM3050C4T2OFG + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
series | 3000 + |
smp max ways | 1 + |
supported memory type | DDR4-2400 + |
tdp | 15 W (15,000 mW, 0.0201 hp, 0.015 kW) + |
tdp down | 12 W (12,000 mW, 0.0161 hp, 0.012 kW) + |
tdp up | 25 W (25,000 mW, 0.0335 hp, 0.025 kW) + |
technology | CMOS + |
thread count | 2 + |
turbo frequency | 3,200 MHz (3.2 GHz, 3,200,000 kHz) + |
word size | 64 bit (8 octets, 16 nibbles) + |