Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "Template:interconnect arch"
(align order of images with NoC and System Bus) |
|||
| (3 intermediate revisions by 2 users not shown) | |||
| Line 5: | Line 5: | ||
<tr><td class="header" colspan="2">Concepts</td></tr> | <tr><td class="header" colspan="2">Concepts</td></tr> | ||
<tr><td colspan="2"> | <tr><td colspan="2"> | ||
| + | * [[Network On A Chip]] | ||
* [[System Bus]] | * [[System Bus]] | ||
| − | |||
</td></tr> | </td></tr> | ||
<tr><td class="header" colspan="2">General</td></tr> | <tr><td class="header" colspan="2">General</td></tr> | ||
| Line 17: | Line 17: | ||
* [[ccix|CCIX]] | * [[ccix|CCIX]] | ||
* {{cavium|CCPI}} | * {{cavium|CCPI}} | ||
| + | * {{ibm|DMI}} (IBM) | ||
| + | * {{intel|DMI}} (Intel) | ||
* [[extended industry standard architecture|EISA]] | * [[extended industry standard architecture|EISA]] | ||
* [[Gen-Z]] | * [[Gen-Z]] | ||
Latest revision as of 10:14, 1 July 2024
| Interconnect Architectures | |
 | |
| Concepts | |
| General | |
| Peripheral | |
| Storage Devices | |
| Audio Devices | |