From WikiChip
Difference between revisions of "samsung/exynos/8895"
< samsung‎ | exynos

(fix clock multiplier)
(-Corrected some information About the processor TDP and memory)
 
(One intermediate revision by one other user not shown)
Line 15: Line 15:
 
|frequency=2314 MHz
 
|frequency=2314 MHz
 
|frequency 2=1690 MHz
 
|frequency 2=1690 MHz
|turbo frequency1=2002 MHz
+
|turbo frequency1=1690 MHz
|turbo frequency2=2002 MHz
+
|turbo frequency2=1690 MHz
|turbo frequency3=2002 MHz
+
|turbo frequency3=1690 MHz
|turbo frequency4=2002 MHz
+
|turbo frequency4=1690 MHz
|turbo frequency5=2808 MHz
+
|turbo frequency5=2314 MHz
|turbo frequency6=2808 MHz
+
|turbo frequency6=2314 MHz
|turbo frequency7=2808 MHz
+
|turbo frequency7=2314 MHz
|turbo frequency8=2808 MHz
+
|turbo frequency8=2314 MHz
|turbo frequency 2=2002MHz
+
|turbo frequency 2=2002 MHz
|turbo frequency=2810MHz
+
|turbo frequency=2808 MHz
 
|bus type=exynos-ossclk (FSB)
 
|bus type=exynos-ossclk (FSB)
 
|bus speed=26MHz
 
|bus speed=26MHz
Line 52: Line 52:
 
|max memory=8 GiB
 
|max memory=8 GiB
 
|max cpus=1
 
|max cpus=1
|v core min=0.905 V
+
|v core min=0.7 V
|v core max=1.22 V
+
|v core max=1.3 V
 
|v io=1.02 V
 
|v io=1.02 V
|tdp=5 W
+
|tdp=8 W
|ctdp down=12 W
+
|ctdp down=8 W
 
|ctdp down frequency=2314 MHz
 
|ctdp down frequency=2314 MHz
 
|ctdp up=16 W
 
|ctdp up=16 W
|ctdp up frequency=2810 MHz
+
|ctdp up frequency=2808 MHz
 
|temp min=-15 °C
 
|temp min=-15 °C
 
|temp max=115 °C
 
|temp max=115 °C
|tjunc min=115
+
|tjunc min=110
 
|tjunc max=115
 
|tjunc max=115
 
|predecessor=Exynos 8890
 
|predecessor=Exynos 8890
Line 71: Line 71:
 
|contemporary link=samsung/exynos/9820
 
|contemporary link=samsung/exynos/9820
 
}}
 
}}
'''Exynos 8895''' is a {{arch|64}} [[octa-core]] [[ARM]] high performance mobile [[system on a chip]] designed by [[Samsung]] and introduced in mid-[[2017]]. The processor is fabricated on Samsung's [[10 nm process|10nm]] EUV (Extreme Ultra Violet) FinFET process and features [[8 cores]] in a dual-cluster configuration consisting of 4 {{samsung|Mongoose 2|l=arch}} [[big cores]] running at 2314 to 2810 MHz, 4 {{armh|Cortex-A53|l=arch}} [[little cores]] at 1690 to 2002 MHz. This chip supports up to 8 GiB of dual-channel 16-bit LPDDR4X-1794 memory and incorporates a {{armh|Mali-G71}} MP20 GPU. The 8895 incorporates an LTE modem supporting cat 16 download and upload.
+
'''Exynos 8895''' is a {{arch|64}} [[octa-core]] [[ARM]] high performance mobile [[system on a chip]] designed by [[Samsung]] and introduced in mid-[[2017]]. The processor is fabricated on Samsung's [[10 nm process|10nm]] EUV (Extreme Ultra Violet) FinFET process and features [[8 cores]] in a dual-cluster configuration consisting of 4 {{samsung|Mongoose 2|l=arch}} [[big cores]] commonly running at 2314 (but can go up to 2808 MHz), 4 {{armh|Cortex-A53|l=arch}} [[little cores]] at 1690 (to 2002 MHz). This chip supports up to 8 GiB of dual-channel 16-bit LPDDR4X-1796 memory and incorporates a {{armh|Mali-G71}} MP20 GPU running at 546MHz. The 8895 incorporates an LTE modem supporting cat 16 download and upload.
  
 
== Cache ==
 
== Cache ==
Line 108: Line 108:
 
== Memory controller ==
 
== Memory controller ==
 
{{memory controller
 
{{memory controller
|type=LPDDR4X-3588
+
|type=LPDDR4X-1796
 
|ecc=No
 
|ecc=No
 
|max mem=8 GiB
 
|max mem=8 GiB
Line 114: Line 114:
 
|channels=2
 
|channels=2
 
|width=32 bit
 
|width=32 bit
|max bandwidth=28.64 GiB/s
+
|max bandwidth=28.70 GB/s
|frequency=1800 MHz
+
|frequency=1794 MHz
|bandwidth schan=14.32 GiB/s
+
|bandwidth schan=14.32 GB/s
|bandwidth dchan=28.64 GiB/s
+
|bandwidth dchan=28.64 GB/s
 
}}
 
}}
  
Line 129: Line 129:
 
| max memory          =  
 
| max memory          =  
 
| frequency          = 546 MHz
 
| frequency          = 546 MHz
| max frequency      = 850 MHz
+
| max frequency      = 839 MHz
  
 
| output crt          =  
 
| output crt          =  

Latest revision as of 06:19, 16 May 2024

Edit Values
Exynos 8895
General Info
DesignerSamsung,
ARM Holdings
ManufacturerSamsung
Model Number8895
MarketMobile
IntroductionFebruary 23, 2017 (announced)
March 29, 2017 (launched)
General Specs
FamilyExynos
SeriesExynos 9
LockedNo
Frequency2314 MHz, 1690 MHz
Turbo Frequency2808 MHz
Turbo Frequency1690 MHz (1 core),
1690 MHz (2 cores),
1690 MHz (3 cores),
1690 MHz (4 cores),
2314 MHz (5 cores),
2314 MHz (6 cores),
2314 MHz (7 cores),
2314 MHz (8 cores)
Bus typeexynos-ossclk (FSB)
Bus speed26MHz
Bus rate3? × 8GT/s
Clock multiplier108
CPUIDuniversal8895
Microarchitecture
ISAARMv8 (ARM)
MicroarchitectureM2, Cortex-A53
Platformuniversal8895
ChipsetExynos 8895
Core NameMongoose 2, Cortex-A53
Core FamilySamsung Mongoose, ARM Cortex
Core ModelSamsung Mongoose 2, Cortex A53
Process10 nm
TechnologyCMOS
MCPNo
Word Size64 bit
Cores8
Threads8
Max Memory8 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
Vcore0.7 V-1.3 V
VI/O1.02 V
TDP8 W
cTDP down8 W
cTDP down frequency2314 MHz
cTDP up16 W
cTDP up frequency2808 MHz
OP Temperature-15 °C – 115 °C
Tjunction110 – 115
Succession
Contemporary
Exynos 9820

Exynos 8895 is a 64-bit octa-core ARM high performance mobile system on a chip designed by Samsung and introduced in mid-2017. The processor is fabricated on Samsung's 10nm EUV (Extreme Ultra Violet) FinFET process and features 8 cores in a dual-cluster configuration consisting of 4 Mongoose 2 big cores commonly running at 2314 (but can go up to 2808 MHz), 4 Cortex-A53 little cores at 1690 (to 2002 MHz). This chip supports up to 8 GiB of dual-channel 16-bit LPDDR4X-1796 memory and incorporates a Mali-G71 MP20 GPU running at 546MHz. The 8895 incorporates an LTE modem supporting cat 16 download and upload.

Cache[edit]

Main articles: Mongoose 2 § Cache and Cortex-A53 § Cache

For the Mongoose 2 core cluster:

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$192 KiB
196,608 B
0.188 MiB
L1I$128 KiB
131,072 B
0.125 MiB
2x64 KiB4-way set associative 
L1D$64 KiB
65,536 B
0.0625 MiB
2x32 KiB8-way set associative 

L2$1 MiB
1,024 KiB
1,048,576 B
9.765625e-4 GiB
  2x512 KiB16-way set associative 

L3$2 MiB
2,048 KiB
2,097,152 B
0.00195 GiB
  2x1 MiB  

For the Cortex-A53 cluster:

[Edit/Modify Cache Info]

hierarchy icon.svg
Cache Organization
Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.
L1$256 KiB
262,144 B
0.25 MiB
L1I$128 KiB
131,072 B
0.125 MiB
2x64 KiB4-way set associative 
L1D$128 KiB
131,072 B
0.125 MiB
2x64 KiB16-way set associative 

L2$512 KiB
0.5 MiB
524,288 B
4.882812e-4 GiB
  2x256 KiB8-way set associative 

Memory controller[edit]

[Edit/Modify Memory Info]

ram icons.svg
Integrated Memory Controller
Max TypeLPDDR4X-1796
Supports ECCNo
Max Mem8 GiB
Frequency1794 MHz
Controllers2
Channels2
Width32 bit
Max Bandwidth28.70 GB/s
26.729 GiB/s
27,370.453 MiB/s
28,700 MB/s
0.0261 TiB/s
0.0287 TB/s
Bandwidth
Single 14.32 GB/s
Double 28.64 GB/s

Graphics[edit]

[Edit/Modify IGP Info]

screen icon.svg
Integrated Graphics Information
GPUMali-G71
DesignerARM Holdings
Execution Units20Max Displays2
Frequency546 MHz
0.546 GHz
546,000 KHz
Burst Frequency839 MHz
0.839 GHz
839,000 KHz
OutputDSI

Standards
DirectX12
OpenCL2
OpenGL ES3.2
OpenVG1.1
Vulkan1.0


Codec Encode Decode150
HEVC (H.265)
MPEG-4 AVC (H.264)
VP9

All at 4K UHD 60fps.

Wireless[edit]

Antu network-wireless-connected-100.svgWireless Communications
Cellular
4G
LTE Advanced
UE Cat DL16 (1000 Mbps)
UE Cat UL16 (280 Mbps)

ISP[edit]

  • 28MP Rear
  • 16MP Front
  • 28MP+28MP Dual

Features[edit]

[Edit/Modify Supported Features]

Cog-icon-grey.svg
Supported ARM Extensions & Processor Features
NEONAdvanced SIMD extension
CRC32CRC-32 checksum Extension
CryptoCryptographic Extension
FPFloating-point Extension

Utilizing devices[edit]

  • Samsung Galaxy Note 8
  • Samsung Galaxy S8
  • Samsung Galaxy S8+
Facts about "Exynos 8895 - Samsung"
base frequency2,314 MHz (2.314 GHz, 2,314,000 kHz) + and 1,690 MHz (1.69 GHz, 1,690,000 kHz) +
bus rate8,000 MT/s (8 GT/s, 8,000,000 kT/s) +
bus speed26 MHz (0.026 GHz, 26,000 kHz) +
bus typeexynos-ossclk (FSB) +
chipsetExynos 8895 +
clock multiplier108 +
core count8 +
core familySamsung Mongoose + and ARM Cortex +
core modelSamsung Mongoose 2 + and Cortex A53 +
core nameMongoose 2 + and Cortex-A53 +
core voltage (max)1.3 V (13 dV, 130 cV, 1,300 mV) +
core voltage (min)0.7 V (7 dV, 70 cV, 700 mV) +
cpuiduniversal8895 +
designerSamsung + and ARM Holdings +
familyExynos +
first announcedFebruary 23, 2017 +
first launchedMarch 29, 2017 +
full page namesamsung/exynos/8895 +
has 4g supporttrue +
has ecc memory supportfalse +
has locked clock multiplierfalse +
has lte advanced supporttrue +
instance ofmicroprocessor +
integrated gpuMali-G71 +
integrated gpu base frequency546 MHz (0.546 GHz, 546,000 KHz) +
integrated gpu designerARM Holdings +
integrated gpu execution units20 +
integrated gpu max frequency839 MHz (0.839 GHz, 839,000 KHz) +
io voltage1.02 V (10.2 dV, 102 cV, 1,020 mV) +
is multi-chip packagefalse +
isaARMv8 +
isa familyARM +
l1$ size192 KiB (196,608 B, 0.188 MiB) + and 256 KiB (262,144 B, 0.25 MiB) +
l1d$ description8-way set associative + and 16-way set associative +
l1d$ size64 KiB (65,536 B, 0.0625 MiB) + and 128 KiB (131,072 B, 0.125 MiB) +
l1i$ description4-way set associative +
l1i$ size128 KiB (131,072 B, 0.125 MiB) +
l2$ description16-way set associative + and 8-way set associative +
l2$ size1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + and 0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) +
l3$ size2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) +
ldateMarch 29, 2017 +
manufacturerSamsung +
market segmentMobile +
max cpu count1 +
max junction temperature115 K (-158.15 °C, -252.67 °F, 207 °R) +
max memory8,192 MiB (8,388,608 KiB, 8,589,934,592 B, 8 GiB, 0.00781 TiB) +
max memory bandwidth26.729 GiB/s (27,370.453 MiB/s, 28.7 GB/s, 28,700 MB/s, 0.0261 TiB/s, 0.0287 TB/s) +
max memory channels2 +
max operating temperature115 °C +
microarchitectureM2 + and Cortex-A53 +
min junction temperature110 K (-163.15 °C, -261.67 °F, 198 °R) +
min operating temperature-15 °C +
model number8895 +
nameExynos 8895 +
platformuniversal8895 +
process10 nm (0.01 μm, 1.0e-5 mm) +
seriesExynos 9 +
smp max ways1 +
supported memory typeLPDDR4X-1796 +
tdp8 W (8,000 mW, 0.0107 hp, 0.008 kW) +
tdp down8 W (8,000 mW, 0.0107 hp, 0.008 kW) +
tdp down frequency2,314 MHz (2.314 GHz, 2,314,000 kHz) +
tdp up16 W (16,000 mW, 0.0215 hp, 0.016 kW) +
tdp up frequency2,808 MHz (2.808 GHz, 2,808,000 kHz) +
technologyCMOS +
thread count8 +
turbo frequency2,808 MHz (2.808 GHz, 2,808,000 kHz) +
turbo frequency (1 core)1,690 MHz (1.69 GHz, 1,690,000 kHz) +
turbo frequency (2 cores)1,690 MHz (1.69 GHz, 1,690,000 kHz) +
turbo frequency (3 cores)1,690 MHz (1.69 GHz, 1,690,000 kHz) +
turbo frequency (4 cores)1,690 MHz (1.69 GHz, 1,690,000 kHz) +
turbo frequency (5 cores)2,314 MHz (2.314 GHz, 2,314,000 kHz) +
turbo frequency (6 cores)2,314 MHz (2.314 GHz, 2,314,000 kHz) +
turbo frequency (7 cores)2,314 MHz (2.314 GHz, 2,314,000 kHz) +
turbo frequency (8 cores)2,314 MHz (2.314 GHz, 2,314,000 kHz) +
used bySamsung Galaxy Note 8 +, Samsung Galaxy S8 + and Samsung Galaxy S8+ +
user equipment category downlink16 +
user equipment category uplink16 +
word size64 bit (8 octets, 16 nibbles) +