From WikiChip
Difference between revisions of "intel/atom x5/x5-z8350"
< intel‎ | atom x5

(→‎Memory controller)
(Fix typo introduce > introduced)
 
(17 intermediate revisions by 9 users not shown)
Line 1: Line 1:
 
{{intel title|Atom x5-Z8350}}
 
{{intel title|Atom x5-Z8350}}
−
{{mpu
+
{{chip
−
| name               = Intel Atom x5-Z8350
+
|name=Intel Atom x5-Z8350
−
| no image           = Yes
+
|no image=Yes
−
| image              =
+
|designer=Intel
−
| image size          =
+
|manufacturer=Intel
−
| caption            =  
+
|model number=x5-Z8350
−
| manufacturer       = Intel
+
|part number=FJ8066401836620
−
| model number       = x5-Z8300
+
|s-spec=SR2KT
−
| part number         = FJ8066401836620
+
|s-spec qs=QK1H
−
| market             = Mobile
+
|market=Mobile
−
| first announced     = February 8, 2016
+
|first announced=February 8, 2016
−
| first launched     = February 8, 2016
+
|first launched=February 8, 2016
−
| last order          =
+
|family=Atom x5
−
| last shipment      =
+
|series=Z8000
−
 
+
|locked=Yes
−
| family             = Atom x5
+
|frequency=1440 MHz
−
| series             = Z8000
+
|turbo frequency1=1920 MHz
−
| locked             = Yes
+
|cpuid=0x000406C4
−
| frequency           = 1440 MHz
+
|microarch=Airmont
−
| turbo frequency    = Yes
+
|platform=Cherry Trail
−
| turbo frequency1   = 1920 MHz
+
|core name=Cherry Trail
−
| bus type            =
+
|core stepping=D1
−
| bus speed          =
+
|process=14 nm
−
| clock multiplier    =
+
|technology=CMOS
−
| s-spec              = SR2KT
+
|word size=64 bit
−
| s-spec es          =
+
|core count=4
−
| s-spec qs          = QK1H
+
|thread count=4
−
| cpuid               = 0x000406C4
+
|max cpus=1
−
 
+
|max memory=2 GiB
−
| microarch           = Airmont
+
|sdp=2 W
−
| platform           = Cherry Trail
+
|temp min=0 °C
−
| core name           = Cherry Trail
+
|temp max=90 °C
−
| core stepping       = D1
+
|turbo frequency=Yes
−
| process             = 14 nm
+
|packaging=Yes
−
| transistors        =
+
|package=UTFCBGA592
−
| technology         = CMOS
+
|package type=UTFCBGA
−
| die size            =
+
|package size=17mm x 17mm
−
| word size           = 64 bit
+
|socket=BGA592
−
| core count         = 4
+
|socket type=BGA
−
| thread count       = 4
 
−
| max cpus           = 1
 
−
| max memory         = 2 GB
 
−
| max memory addr    =
 
−
 
 
−
| electrical          = Yes
 
−
| power              =
 
−
| sdp                 = 2 W
 
−
| tdp                =
 
−
| ctdp down          =
 
−
| ctdp down frequency =
 
−
| ctdp up            =
 
−
| temp max           = 90 °C
 
−
| temp min            = 0 °C
 
−
 
 
−
| packaging           = Yes
 
−
| package             = UTFCBGA592
 
−
| package type       = UTFCBGA
 
−
| package pitch      =
 
−
| package size       = 17mm x 17mm
 
−
| socket             = BGA592
 
−
| socket type         = BGA
 
 
}}
 
}}
−
The '''Atom x5-Z8350''' is a {{arch|64}} quad-core [[system on a chip]] introduce by [[Intel]] in early 2015. This ultra-low power SoC has a scenario design power of 2 W and operates at a base frequency of 1.44 GHz with a burst up to 1.92 GHz and supports up to 2 GB of memory. This chip incorporates the {{intel|HD Graphics (Cherry Trail)}} GPU.
+
The '''Atom x5-Z8350''' is a {{arch|64}} quad-core [[system on a chip]] introduced by [[Intel]] in early 2015. This ultra-low power SoC has a scenario design power of 2 W and operates at a base frequency of 1.44 GHz with a burst up to 1.92 GHz and supports up to 2 GB of memory. This chip incorporates the {{intel|HD Graphics (Cherry Trail)}} GPU.
  
 
== Cache ==
 
== Cache ==
 +
{{main|intel/microarchitectures/airmont#Memory_Hierarchy|l1=Airmont § Cache}}
 
{{cache info
 
{{cache info
−
|l1i cache=128 KB
+
|l1i cache=128 KiB
−
|l1i break=4x32 KB
+
|l1i break=4x32 KiB
 
|l1i desc=8-way set associative
 
|l1i desc=8-way set associative
 
|l1i extra=(per core)
 
|l1i extra=(per core)
−
|l1d cache=96 KB
+
|l1d cache=96 KiB
−
|l1d break=4x24 KB
+
|l1d break=4x24 KiB
 
|l1d desc=6-way set associative
 
|l1d desc=6-way set associative
 
|l1d extra=(per core)
 
|l1d extra=(per core)
−
|l2 cache=1 MB
+
|l2 cache=2 MiB
−
|l2 break=2x1 MB
+
|l2 break=2x1 MiB
 
|l2 desc=16-way set associative
 
|l2 desc=16-way set associative
−
|l2 extra=(per core 2 cores)
+
|l2 extra=(per 2 cores)
−
|l3 cache=0 KB
+
|l3 cache=0 KiB
 
|l3 desc=No L3$
 
|l3 desc=No L3$
 
}}
 
}}
Line 100: Line 79:
 
| frequency          = 200 MHz
 
| frequency          = 200 MHz
 
| max frequency      = 500 MHz
 
| max frequency      = 500 MHz
−
| max memory          = 2 GB
+
| max memory          = 2 GiB
 
| output edp          = Yes
 
| output edp          = Yes
 
| output dp          =  
 
| output dp          =  
Line 107: Line 86:
 
| output dvi          =  
 
| output dvi          =  
 
| directx ver        = 11.1
 
| directx ver        = 11.1
−
| opengl ver          = 4.3
+
| opengl ver          = 4.4
 
| opencl ver          = 1.2
 
| opencl ver          = 1.2
 
| opengl es ver      = 3.0
 
| opengl es ver      = 3.0
Line 130: Line 109:
 
}}
 
}}
  
−
* Video decode hardware acceleration including support for H.263, MPEG4, H.264, H.265 (HEVC), VP8, VP9, MVC, MPEG2, VC1, JPEG.
+
* Video decode hardware acceleration including support for H.263, MPEG4, H.264, H.265 (HEVC,8bit), VP8, VP9, MVC, MPEG2, VC1, JPEG.
 
* Video encode hardware acceleration including support for H.264, H.263, VP8, MVC, JPEG.
 
* Video encode hardware acceleration including support for H.264, H.263, VP8, MVC, JPEG.
 
* Four planes available per pipe - 1x Primary, 2x Video Sprite & 1x Cursor.
 
* Four planes available per pipe - 1x Primary, 2x Video Sprite & 1x Cursor.
Line 136: Line 115:
  
 
== Expansions ==
 
== Expansions ==
−
{{mpu expansions
+
{{expansions
 
| pcie revision      = 2.0
 
| pcie revision      = 2.0
 
| pcie lanes        = 1
 
| pcie lanes        = 1
Line 143: Line 122:
  
 
== Features ==
 
== Features ==
−
{{mpu features
+
{{x86 features
−
| em64t    = Yes
+
|real=No
−
| nx        = Yes
+
|protected=No
−
| txt      =  
+
|smm=No
−
| tsx      =  
+
|fpu=No
−
| ht        =  
+
|x8616=No
−
| tbt2      =  
+
|x8632=No
−
| bpt      = Yes
+
|x8664=Yes
−
| vt-x      = Yes
+
|nx=Yes
−
| vt-d      =  
+
|mmx=Yes
−
| mmx      = Yes
+
|emmx=No
−
| sse       = Yes
+
|sse=Yes
−
| sse2     = Yes
+
|sse2=Yes
−
| sse3     = Yes
+
|sse3=Yes
−
| ssse3     = Yes
+
|ssse3=Yes
−
| sse4      = Yes
+
|sse41=Yes
−
| sse4.1    = Yes
+
|sse42=Yes
−
| sse4.2    = Yes
+
|sse4a=No
−
| aes      = Yes
+
|sse_gfni=No
−
| avx       =  
+
|avx=No
−
| avx2     =  
+
|avx_gfni=No
−
| bmi      =  
+
|avx2=No
−
| bmi1     =  
+
|avx512f=No
−
| bmi2     =  
+
|avx512cd=No
−
| f16c     =  
+
|avx512er=No
−
| fma3      =  
+
|avx512pf=No
−
| sgx       =  
+
|avx512bw=No
−
| eist      = Yes
+
|avx512dq=No
 +
|avx512vl=No
 +
|avx512ifma=No
 +
|avx512vbmi=No
 +
|avx5124fmaps=No
 +
|avx512vnni=No
 +
|avx5124vnniw=No
 +
|avx512vpopcntdq=No
 +
|avx512gfni=No
 +
|avx512vaes=No
 +
|avx512vbmi2=No
 +
|avx512bitalg=No
 +
|avx512vpclmulqdq=No
 +
|abm=No
 +
|tbm=No
 +
|bmi1=No
 +
|bmi2=No
 +
|fma3=No
 +
|fma4=No
 +
|aes=Yes
 +
|rdrand=No
 +
|sha=No
 +
|xop=No
 +
|adx=No
 +
|clmul=No
 +
|f16c=No
 +
|bfloat16=No
 +
|tbt1=No
 +
|tbt2=No
 +
|tbmt3=No
 +
|tvb=No
 +
|bpt=Yes
 +
|eist=Yes
 +
|sst=No
 +
|flex=No
 +
|fastmem=No
 +
|ivmd=No
 +
|intelnodecontroller=No
 +
|intelnode=No
 +
|kpt=No
 +
|ptt=No
 +
|intelrunsure=No
 +
|mbe=No
 +
|isrt=No
 +
|sba=No
 +
|mwt=No
 +
|sipp=No
 +
|att=No
 +
|ipt=No
 +
|tsx=No
 +
|txt=No
 +
|ht=No
 +
|vpro=No
 +
|vtx=Yes
 +
|vtd=No
 +
|ept=No
 +
|mpx=No
 +
|sgx=No
 +
|securekey=No
 +
|osguard=No
 +
|intqat=No
 +
|dlboost=No
 +
|3dnow=No
 +
|e3dnow=No
 +
|smartmp=No
 +
|powernow=No
 +
|amdvi=No
 +
|amdv=No
 +
|amdsme=No
 +
|amdtsme=No
 +
|amdsev=No
 +
|rvi=No
 +
|smt=No
 +
|sensemi=No
 +
|xfr=No
 +
|xfr2=No
 +
|mxfr=No
 +
|amdpb=No
 +
|amdpb2=No
 +
|amdpbod=No
 +
|em64t=Yes
 +
|vt-x=Yes
 +
|sse4=Yes
 +
|sse4_1=Yes
 +
|sse4_2=Yes
 
}}
 
}}
  

Latest revision as of 02:44, 19 August 2023

Edit Values
Intel Atom x5-Z8350
General Info
DesignerIntel
ManufacturerIntel
Model Numberx5-Z8350
Part NumberFJ8066401836620
S-SpecSR2KT
QK1H (QS)
MarketMobile
IntroductionFebruary 8, 2016 (announced)
February 8, 2016 (launched)
ShopAmazon
General Specs
FamilyAtom x5
SeriesZ8000
LockedYes
Frequency1440 MHz
Turbo FrequencyYes
Turbo Frequency1920 MHz (1 core)
CPUID0x000406C4
Microarchitecture
MicroarchitectureAirmont
PlatformCherry Trail
Core NameCherry Trail
Core SteppingD1
Process14 nm
TechnologyCMOS
Word Size64 bit
Cores4
Threads4
Max Memory2 GiB
Multiprocessing
Max SMP1-Way (Uniprocessor)
Electrical
SDP2 W
OP Temperature0 °C – 90 °C

The Atom x5-Z8350 is a 64-bit quad-core system on a chip introduced by Intel in early 2015. This ultra-low power SoC has a scenario design power of 2 W and operates at a base frequency of 1.44 GHz with a burst up to 1.92 GHz and supports up to 2 GB of memory. This chip incorporates the HD Graphics (Cherry Trail) GPU.

Cache[edit]

Main article: Airmont § Cache
Cache Info [Edit Values]
L1I$ 128 KiB
131,072 B
0.125 MiB
4x32 KiB 8-way set associative (per core)
L1D$ 96 KiB
98,304 B
0.0938 MiB
4x24 KiB 6-way set associative (per core)
L2$ 2 MiB
2,048 KiB
2,097,152 B
0.00195 GiB
2x1 MiB 16-way set associative (per 2 cores)
L3$ 0 KiB
0 MiB
0 B
0 GiB
No L3$

Memory controller[edit]

Integrated Memory Controller
Type DDR3L-RS 1600, LPDDR3 1600
Controllers 1
Channels 1
ECC Support Yes
Bandwidth (single) 12,800 MB/s
Max memory 2,048 MB

Graphics[edit]

Integrated Graphic Information
GPU HD Graphics (Cherry Trail)
Execution Units 12
Displays 2
Frequency 200 MHz
0.2 GHz
200,000 KHz
Max frequency 500 MHz
0.5 GHz
500,000 KHz
Max memory 2 GiB
2,048 MiB
2,097,152 KiB
2,147,483,648 B
Output Embedded DisplayPort, HDMI
DirectX 11.1
OpenGL 4.4
OpenCL 1.2
OpenGL ES 3.0
DVI 1.4b
HDMI 1.4b
DVI 1.4b
Vulkan 1.0
DP 1.1a
eDP 1.3
Max HDMI Res 1920x1080 @60
Max DVI Res 1920x1080 @60 Hz
Max DSI Res 1900x1200 @60 Hz
Max DP Res 2560x1600 @60
Max eDP Res 1920x1080 @60 Hz
  • Video decode hardware acceleration including support for H.263, MPEG4, H.264, H.265 (HEVC,8bit), VP8, VP9, MVC, MPEG2, VC1, JPEG.
  • Video encode hardware acceleration including support for H.264, H.263, VP8, MVC, JPEG.
  • Four planes available per pipe - 1x Primary, 2x Video Sprite & 1x Cursor.
  • Two dedicated digital Display Serial Interface PHYs implementing MIPI-DSI support.

Expansions[edit]

[Edit/Modify Expansions Info]

ide icon.svg
Expansion Options
PCIe
Revision2.0
Max Lanes1
Configs1x1


Features[edit]

Storage[edit]

  • SD Card support (x1 SDR104)
  • SDIO support (x1 SDR104)
  • eMMC support (4.51)

Audio[edit]

  • Low Power Engine (3 I2S ports)

Package[edit]

Property Value
Type 17x17mm Type 3
IO count 378
Ball count 592
Ball pitch 0.65mm
Z-height 1.002mm
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/atom_x5/x5-z8350&oldid=101887"
Facts about "Atom x5-Z8350 - Intel"
RDF feed
Has subobject
"Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.
Atom x5-Z8350 - Intel#io +
base frequency1,440 MHz (1.44 GHz, 1,440,000 kHz) +
core count4 +
core nameCherry Trail +
core steppingD1 +
cpuid0x000406C4 +
designerIntel +
familyAtom x5 +
first announcedFebruary 8, 2016 +
first launchedFebruary 8, 2016 +
full page nameintel/atom x5/x5-z8350 +
has featureintegrated gpu +, Advanced Encryption Standard Instruction Set Extension +, Burst Performance Technology +, Enhanced SpeedStep Technology +, Intel VT-x +, SD Card support +, SDIO support +, eMMC support + and Low Power Engine +
has intel burst performance technologytrue +
has intel enhanced speedstep technologytrue +
has intel vt-x technologytrue +
has locked clock multipliertrue +
has x86 advanced encryption standard instruction set extensiontrue +
instance ofmicroprocessor +
integrated gpuHD Graphics (Cherry Trail) +
integrated gpu base frequency200 MHz (0.2 GHz, 200,000 KHz) +
integrated gpu max frequency500 MHz (0.5 GHz, 500,000 KHz) +
integrated gpu max memory2,048 MiB (2,097,152 KiB, 2,147,483,648 B, 2 GiB) +
l1d$ description6-way set associative +
l1d$ size96 KiB (98,304 B, 0.0938 MiB) +
l1i$ description8-way set associative +
l1i$ size128 KiB (131,072 B, 0.125 MiB) +
l2$ description16-way set associative +
l2$ size2 MiB (2,048 KiB, 2,097,152 B, 0.00195 GiB) +
l3$ descriptionNo L3$ +
l3$ size0 MiB (0 KiB, 0 B, 0 GiB) +
ldateFebruary 8, 2016 +
manufacturerIntel +
market segmentMobile +
max cpu count1 +
max memory2,048 MiB (2,097,152 KiB, 2,147,483,648 B, 2 GiB, 0.00195 TiB) +
max operating temperature90 °C +
max pcie lanes1 +
microarchitectureAirmont +
min operating temperature0 °C +
model numberx5-Z8350 +
nameIntel Atom x5-Z8350 +
part numberFJ8066401836620 +
platformCherry Trail +
process14 nm (0.014 μm, 1.4e-5 mm) +
s-specSR2KT +
s-spec (qs)QK1H +
sdp2 W (2,000 mW, 0.00268 hp, 0.002 kW) +
seriesZ8000 +
smp max ways1 +
technologyCMOS +
thread count4 +
turbo frequency (1 core)1,920 MHz (1.92 GHz, 1,920,000 kHz) +
word size64 bit (8 octets, 16 nibbles) +