Difference between revisions of "amd/epyc embedded/3201"

	Edit Values
	EPYC Embedded 3201
	General Info
Designer	AMD
Manufacturer	GlobalFoundries
Model Number	3201
Part Number	PE3201BHR88AF
Market	Server, Embedded
Introduction	February 21, 2018 (announced); February 21, 2018 (launched)
End-of-life	2028 (last order)
Shop	Amazon
	General Specs
Family	EPYC Embedded
Series	3000
Locked	Yes
Frequency	1,500 MHz
Turbo Frequency	3,100 MHz (1 core),; 3,100 MHz (8 cores)
Clock multiplier	15
CPUID	0x00800F12
	Microarchitecture
ISA	x86-64 (x86)
Microarchitecture	Zen
Core Name	Snowy Owl
Core Family	23
Core Model	1
Core Stepping	B2
Process	14 nm
Transistors	4,800,000,000
Technology	CMOS
Die	213 mm²
Word Size	64 bit
Cores	8
Threads	8
Max Memory	512 GiB
	Multiprocessing
Max SMP	1-Way (Uniprocessor)
	Electrical
TDP	30 W
Tjunction	0 °C – 95 °C
	Packaging
Package	SP4r2 (FC-OBGA)
Dimension	45 mm × 45 mm
Pitch	0.8 mm

Latest revision as of 04:15, 24 March 2023

EPYC Embedded 3201 is a 64-bit octa-core x86 embedded microprocessor introduced by AMD in early 2018 for dense servers and edge devices. This processor has CPU cores based on the Zen microarchitecture and is fabricated on a GlobalFoundries 14 nm process. It operates at 1.5 GHz with a TDP of 30 W and a turbo frequency of up to 3.1 GHz. The 3201 supports up to 512 GiB of dual-channel DDR4-2133 memory.

Cache[edit]

Main article: Zen § Cache

[Edit/Modify Cache Info]

Cache Organization

Cache is a hardware component containing a relatively small and extremely fast memory designed to speed up the performance of a CPU by preparing ahead of time the data it needs to read from a relatively slower medium such as main memory.

The organization and amount of cache can have a large impact on the performance, power consumption, die size, and consequently cost of the IC.

Cache is specified by its size, number of sets, associativity, block size, sub-block size, and fetch and write-back policies.

Note: All units are in kibibytes and mebibytes.

L1$

768 KiB

786,432 B
0.75 MiB

L1I$	512 KiB 524,288 B 0.5 MiB	8 × 64 KiB	4-way set associative
L1D$	256 KiB 262,144 B 0.25 MiB	8 × 32 KiB	8-way set associative	write-back

L2$

4 MiB

4,096 KiB
4,194,304 B
0.00391 GiB

		8 × 512 KiB	8-way set associative	write-back

L3$

16 MiB

16,384 KiB
16,777,216 B
0.0156 GiB

		2 × 8 MiB	16-way set associative	write-back

Memory controller[edit]

[Edit/Modify Memory Info]

Integrated Memory Controller

Max Type	DDR4-2133
Supports ECC	Yes
Max Mem	512 GiB
Controllers	2
Channels	2
Max Bandwidth	34.13 GB/s 31.786 GiB/s 32,548.904 MiB/s 34,130 MB/s 0.031 TiB/s 0.0341 TB/s
Bandwidth	Single 17.07 GB/s Double 34.13 GB/s

Expansions[edit]

The EPYC Embedded 3201 integrates two 8-port, 16-lane PCIe Gen 1/2/3 (8 GT/s) controllers. All lanes are configurable as x16/x8/x4/x2/x1 wide (e.g. 1x4 + 4x1 + 1x8) PCIe links, some lanes alternatively as SATA Gen 1/2/3 (6 Gb/s) or 10 Gbit/s Ethernet ports. Up to eight SATA ports and four GbE ports are available on this model, as well as four USB 3.1 Gen 1 (5 Gb/s) ports, and the following low speed interfaces: eMMC, UART, LPC, SPI/eSPI, I²C, SMBus, GPIO.

[Edit/Modify Expansions Info]

Expansion Options

PCIe	Revision: 3.0
	Max Lanes: 32
	Configuration: x16, x8, x4, x2, x1

USB	Revision: 3.1
	Max Ports: 4

SATA	Revision: 3.0
	Max Ports: 8

[Edit/Modify Network Info]

Networking

Ethernet

10GbE	Yes (Ports: 4)

Features[edit]

[Edit/Modify Supported Features]

Supported x86 Extensions & Processor Features

MMX	MMX Extension
EMMX	Extended MMX Extension
SSE	Streaming SIMD Extensions
SSE2	Streaming SIMD Extensions 2
SSE3	Streaming SIMD Extensions 3
SSSE3	Supplemental SSE3
SSE4.1	Streaming SIMD Extensions 4.1
SSE4.2	Streaming SIMD Extensions 4.2
SSE4a	Streaming SIMD Extensions 4a
AVX	Advanced Vector Extensions
AVX2	Advanced Vector Extensions 2
ABM	Advanced Bit Manipulation
BMI1	Bit Manipulation Instruction Set 1
BMI2	Bit Manipulation Instruction Set 2
FMA3	3-Operand Fused-Multiply-Add
AES	AES Encryption Instructions
RdRand	Hardware RNG
SHA	SHA Extensions
ADX	Multi-Precision Add-Carry
CLMUL	Carry-less Multiplication Extension
F16C	16-bit Floating Point Conversion

x86-16	16-bit x86
x86-32	32-bit x86
x86-64	64-bit x86
Real	Real Mode
Protected	Protected Mode
SMM	System Management Mode
FPU	Integrated x87 FPU
NX	No-eXecute
AMD-Vi	AMD-Vi (I/O MMU virtualization)
AMD-V	AMD Virtualization
SME	Secure Memory Encryption
TSME	Transparent SME
SEV	Secure Encrypted Virtualization
SenseMI	SenseMI Technology

Bibliography[edit]

"AMD Launches EPYC™ Embedded and Ryzen™ Embedded Processors for End-to-End “Zen” Experiences from the Core to the Edge" (Press release). AMD.com. February 21, 2018.
"Product Brief: AMD EPYC™ Embedded 3000 Family", AMD Publ. #1887102, 2018
"Product Brief: AMD EPYC™ Embedded 3000 Family", AMD Publ. #1887102, Rev. E, 2019
"Embedded Processor Specifications". AMD.com. Retrieved October 2020.

Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.	EPYC Embedded 3201 - AMD#pcie +
base frequency	1,500 MHz (1.5 GHz, 1,500,000 kHz) +
clock multiplier	15 +
core count	8 +
core family	23 +
core model	1 +
core name	Snowy Owl +
core stepping	B2 +
cpuid	0x00800F12 +
designer	AMD +
die area	213 mm² (0.33 in², 2.13 cm², 213,000,000 µm²) +
family	EPYC Embedded +
first announced	February 21, 2018 +
first launched	February 21, 2018 +
full page name	amd/epyc embedded/3201 +
has advanced vector extensions	true +
has advanced vector extensions 2	true +
has amd amd-v technology	true +
has amd amd-vi technology	true +
has amd secure encrypted virtualization technology	true +
has amd secure memory encryption technology	true +
has amd sensemi technology	true +
has amd transparent secure memory encryption technology	true +
has ecc memory support	true +
has feature	Advanced Vector Extensions +, Advanced Vector Extensions 2 +, Advanced Encryption Standard Instruction Set Extension + and SenseMI Technology +
has locked clock multiplier	true +
has x86 advanced encryption standard instruction set extension	true +
instance of	microprocessor +
isa	x86-64 +
isa family	x86 +
l1$ size	768 KiB (786,432 B, 0.75 MiB) +
l1d$ description	8-way set associative +
l1d$ size	256 KiB (262,144 B, 0.25 MiB) +
l1i$ description	4-way set associative +
l1i$ size	512 KiB (524,288 B, 0.5 MiB) +
l2$ description	8-way set associative +
l2$ size	4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) +
l3$ description	16-way set associative +
l3$ size	16 MiB (16,384 KiB, 16,777,216 B, 0.0156 GiB) +
last order	2028 +
ldate	February 21, 2018 +
manufacturer	GlobalFoundries +
market segment	Server + and Embedded +
max cpu count	1 +
max junction temperature	368.15 K (95 °C, 203 °F, 662.67 °R) +
max memory	524,288 MiB (536,870,912 KiB, 549,755,813,888 B, 512 GiB, 0.5 TiB) +
max memory bandwidth	31.786 GiB/s (32,548.904 MiB/s, 34.13 GB/s, 34,130 MB/s, 0.031 TiB/s, 0.0341 TB/s) +
max memory channels	2 +
max sata ports	8 +
max usb ports	4 +
microarchitecture	Zen +
min junction temperature	273.15 K (0 °C, 32 °F, 491.67 °R) +
model number	3201 +
name	EPYC Embedded 3201 +
package	SP4r2 +
part number	PE3201BHR88AF +
process	14 nm (0.014 μm, 1.4e-5 mm) +
series	3000 +
smp max ways	1 +
supported memory type	DDR4-2133 +
tdp	30 W (30,000 mW, 0.0402 hp, 0.03 kW) +
technology	CMOS +
thread count	8 +
transistor count	4,800,000,000 +
turbo frequency (1 core)	3,100 MHz (3.1 GHz, 3,100,000 kHz) +
turbo frequency (8 cores)	3,100 MHz (3.1 GHz, 3,100,000 kHz) +
word size	64 bit (8 octets, 16 nibbles) +

WikiChip

The Fuse Coverage

Social Media

Companies

Microarchitectures

Technology Nodes

Intel

AMD

ARM

Cavium

Samsung

Intel

AMD

Ampere

Apple

Cavium

HiSilicon

MediaTek

NXP

Qualcomm

Renesas