From WikiChip
File list
This special page shows all uploaded files.
First page |
Previous page |
Next page |
Last page |
Date | Name | Thumbnail | Size | User | Description | Versions |
---|---|---|---|---|---|---|
21:38, 4 May 2017 | kaby lake soc block diagram (dual).svg (file) | 25 KB | At32Hz | My drawing of {{intel|Kaby Lake|l=arch}} SOC in a block diagram. Dual core SoC. | 1 | |
21:39, 5 May 2017 | skylake ucache.svg (file) | 30 KB | At32Hz | moved the mux to after the ucache because made it seem like it can bypass it, which is wrong. | 2 | |
00:30, 6 May 2017 | skylake mem subsystem.svg (file) | 27 KB | At32Hz | 2 | ||
11:26, 6 May 2017 | skylake scheduler.svg (file) | 52 KB | At32Hz | 5 | ||
01:01, 7 May 2017 | skylake overclock models chipset.png (file) | 717 KB | Inject | Intel {{intel|Skylake|l=arch}} OC models & chipset | 1 | |
02:39, 7 May 2017 | skylake bclk.png (file) | 212 KB | Inject | Intel {{intel|Skylake|l=arch}} BCLK | 1 | |
03:06, 7 May 2017 | skylake bclk block.png (file) | 183 KB | Inject | Intel {{intel|Skylake|l=arch}} BCLK affected blocks. | 1 | |
03:12, 7 May 2017 | skylake vrails.png (file) | 198 KB | Inject | Intel {{intel|Skylake|l=arch}} Voltage Rails | 1 | |
12:19, 7 May 2017 | skylake pcu.png (file) | 126 KB | Inject | Intel {{intel|Skylake|l=arch}} PCU | 1 | |
14:13, 7 May 2017 | Overclocking 6th Generation Intel® Core™ Processors.pdf (file) | 4.22 MB | Inject | Overclocking {{intel|Skylake|6th Generation|l=arch}} Intel {{intel|Core}} Processors | 1 | |
14:52, 7 May 2017 | haswell oc chips.png (file) | 322 KB | Inject | Intell {{intel|Haswell|l=arch}} OC Chips | 1 | |
14:52, 7 May 2017 | haswell bclk.png (file) | 249 KB | Inject | Intell {{intel|Haswell|l=arch}} BCLK | 1 | |
19:35, 7 May 2017 | intel xmp.png (file) | 703 KB | Inject | Intel {{intel|XMP}} | 1 | |
23:14, 7 May 2017 | skylake buff window.png (file) | 306 KB | At32Hz | Intel {{intel|Skylake|l=arch}} Buffer Windows by Intel | 1 | |
18:25, 8 May 2017 | skylake ipu.png (file) | 183 KB | At32Hz | Intel {{intel|Skylake|l=arch}} Image Processing Unit | 1 | |
19:54, 8 May 2017 | Technology Insight Intel’s Next Generation Microarchitecture Code Name Skylake.pdf (file) | 3.78 MB | At32Hz | Intel {{intel|Skylake|l=arch}} IDF 2015 | 1 | |
20:04, 8 May 2017 | Intel Architecture, Code Name Skylake Deep Dive- A New Architecture to Manage Power Performance and Energy Efficiency.pdf (file) | 1.88 MB | At32Hz | Intel {{intel|Skylake|l=arch}} Power, Intel IDF 2015 | 1 | |
21:58, 8 May 2017 | Am486 DX2-66 V8T.jpg (file) | 2.14 MB | Aidan munro | 1 | ||
03:07, 11 May 2017 | intel tech ramps 1um to 65nm.png (file) | 1,010 KB | David | Intel Tech ramps from 1 µm to 65 nm | 1 | |
03:34, 11 May 2017 | intel 1micron yield.png (file) | 411 KB | David | Intel 1 µm yield | 1 | |
03:51, 11 May 2017 | intel sram tests 130nm to 45nm.png (file) | 1.06 MB | David | Intel SRAM test chips from 130 nm to 45 nm | 1 | |
06:30, 11 May 2017 | intel sram density scaling.png (file) | 703 KB | David | 2 | ||
06:39, 11 May 2017 | intel fab roadmap from 2003.png (file) | 1.03 MB | David | Intel fab roadmap from 2003. Much of the later nodes changed. | 1 | |
12:35, 11 May 2017 | intel 90nm 32nm yield.png (file) | 264 KB | David | Intel 90 nm to 32 nm yield | 1 | |
12:55, 11 May 2017 | intel 45nm gate interconnects.png (file) | 68 KB | David | Intel 45 nm interconnects | 1 | |
13:00, 11 May 2017 | intel 130nm gate interconnect.png (file) | 57 KB | David | Intel 130 nm interconnects | 1 | |
13:00, 11 May 2017 | intel 90nm gate interconnect.png (file) | 79 KB | David | Intel 90 nm interconnects | 1 | |
13:00, 11 May 2017 | intel 65nm gate interconnect.png (file) | 56 KB | David | Intel 65 nm interconnects | 1 | |
13:06, 11 May 2017 | intel 90nm gate.png (file) | 52 KB | David | 2 | ||
13:06, 11 May 2017 | intel 130nm gate.png (file) | 48 KB | David | Intel 130 nm gate | 1 | |
13:06, 11 May 2017 | intel 65nm gate.png (file) | 50 KB | David | Intel 65 nm gate | 1 | |
13:17, 11 May 2017 | intel 32nm gate.png (file) | 162 KB | David | Intel 32 nm gate | 1 | |
13:21, 11 May 2017 | intel 22nm transistors.png (file) | 157 KB | David | Intel 22 nm gate | 1 | |
13:21, 11 May 2017 | intel 32nm gate interconnect.png (file) | 128 KB | David | Intel 32 nm gate interconnects | 1 | |
13:29, 11 May 2017 | intel 22nm gate interconnect.png (file) | 209 KB | David | Intel 22 nm interconnect | 1 | |
13:29, 11 May 2017 | intel 14nm gate interconnect.png (file) | 218 KB | David | Intel 14 nm interconnect | 1 | |
13:35, 11 May 2017 | intel 14nm gate top.png (file) | 90 KB | David | Intel 14 nm transistor gate top view | 1 | |
13:43, 11 May 2017 | intel scaling from 45nm to 10nm.png (file) | 577 KB | David | Intel scaling from 45 nm to 10 nm | 1 | |
14:01, 11 May 2017 | intel roadmap past 180nm.png (file) | 2.12 MB | David | Intel roadmap past 180 nm | 1 | |
04:28, 12 May 2017 | tech node naming.svg (file) | 91 KB | At32Hz | 4 | ||
05:54, 12 May 2017 | intel historical 2yr process.png (file) | 241 KB | David | Intel {{intel|process}} | 1 | |
08:25, 12 May 2017 | intel sram bit cell scaling.png (file) | 82 KB | David | Intel {{intel|Process}} [[SRAM] bit cell scaling | 1 | |
08:42, 12 May 2017 | intel 180nm gate.png (file) | 410 KB | David | 2 | ||
21:02, 14 May 2017 | skylake (fclga1151).png (file) | 1.07 MB | At32Hz | Inte {{intel|Skylake|l=arch}} chip, FCLGA-1151 package. Image by Intel. | 1 | |
02:17, 15 May 2017 | skylake s (back).png (file) | 52.99 MB | At32Hz | Back of {{intel|Skylake S|l=core}} package by Intel Press. Copyright of Intel. | 1 | |
02:17, 15 May 2017 | skylake s (front).png (file) | 36.85 MB | At32Hz | Front of {{intel|Skylake S|l=core}} package by Intel Press. Copyright of Intel. | 1 | |
02:36, 15 May 2017 | broadwell buffer window.png (file) | 176 KB | ChipIt | Intel {{intel|Broadwell|l=arch}} buffer windows | 1 | |
15:09, 15 May 2017 | skylake (fclga1515).png (file) | 4.02 MB | At32Hz | Intel {{intel|Skylake|l=arch}} chip, FCLGA-1515 package. Image by Intel. | 1 | |
16:17, 15 May 2017 | skylake u (front; standard).png (file) | 12.31 MB | At32Hz | Intel {{intel|Skylake|l=arch}} chip, FCLGA-1356 package. Image by Intel. | 1 | |
19:44, 16 May 2017 | amd epyc rodmap.png (file) | 347 KB | Inject | AMD {{amd|EPYC}} roadmap, by AMD | 1 |
First page |
Previous page |
Next page |
Last page |