Semiconductor & Computer Engineering
From WikiChip
Information for "preferred networks/microarchitectures/mn-core"
Basic information
| Display title | MN-Core - Preferred Networks |
| Default sort key | MN-Core, Preferred Networks |
| Page length (in bytes) | 318 |
| Page ID | 35575 |
| Page content language | English (en) |
| Page content model | wikitext |
| Indexing by robots | Allowed |
| Number of redirects to this page | 0 |
| Counted as a content page | Yes |
| Number of subpages of this page | 0 (0 redirects; 0 non-redirects) |
Page protection
| Edit | Allow all users (infinite) |
| Move | Allow all users (infinite) |
Edit history
| Page creator | David (talk | contribs) |
| Date of page creation | 13:45, 27 November 2019 |
| Latest editor | David (talk | contribs) |
| Date of latest edit | 13:47, 27 November 2019 |
| Total number of edits | 2 |
| Total number of distinct authors | 1 |
| Recent number of edits (within past 90 days) | 0 |
| Recent number of distinct authors | 0 |
Page properties
| Transcluded templates (6) | Templates used on this page:
|
Facts about "MN-Core - Preferred Networks"
| codename | MN-Core + |
| designer | Preferred Networks + |
| first launched | 2020 + |
| full page name | preferred networks/microarchitectures/mn-core + |
| instance of | microarchitecture + |
| manufacturer | TSMC + |
| name | MN-Core + |
| process | 12 nm (0.012 μm, 1.2e-5 mm) + |
| processing element count | 512 + |