Semiconductor & Computer Engineering
-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
Information for "intrinsity/fastmath/fastmath-3"
Basic information
| Display title | FastMATH 3 GHz - Intrinsity |
| Default sort key | FastMATH, 3 |
| Page length (in bytes) | 3,126 |
| Page ID | 9763 |
| Page content language | English (en) |
| Page content model | wikitext |
| Indexing by robots | Allowed |
| Number of redirects to this page | 4 |
| Counted as a content page | Yes |
| Number of subpages of this page | 0 (0 redirects; 0 non-redirects) |
Page protection
| Edit | Allow all users (infinite) |
| Move | Allow all users (infinite) |
Edit history
| Page creator | At32Hz (talk | contribs) |
| Date of page creation | 15:25, 3 July 2016 |
| Latest editor | ChippyBot (talk | contribs) |
| Date of latest edit | 15:31, 13 December 2017 |
| Total number of edits | 13 |
| Total number of distinct authors | 3 |
| Recent number of edits (within past 90 days) | 0 |
| Recent number of distinct authors | 0 |
Page properties
| Transcluded templates (8) | Templates used on this page:
|
Retrieved from "https://en.wikichip.org/wiki/intrinsity/fastmath/fastmath-3"
Facts about "FastMATH 3 GHz - Intrinsity"
| has feature | JTAG + |
| l1d$ description | 256 blocks × 16 words/block + |
| l1i$ description | 256 blocks × 16 words/block + |
| l2$ description | 4-way set associative + |